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ABSTRACT 
In modern Integrated Circuit (IC) production lines the overall performance is 
measured in the number of Good Chips Per Wafer Started {GC/WS). To 
increase the GC/WS one must determine the major failure modes that are 
supressing the yields. A Failure Mode Analysis (FMA) procedure used to 
determine the cause of failures in ICs produced on high volume production lines 
is presented. In order to effectively utilize this FMA procedure, background 
information concerning an N-channel Metal Oxide Semiconductor NMOS 
process technology is given. The device physics are reviewed in terms of how 
they relate to the fabrication process. Microelectronic test chip configurations 
are discussed with example test structures illustated. A Single Level Polysilicon 
Gate NMOS Process Flow is given with illustative sketches of the topography 
development to aid in understanding the process flow. The specific FMA 
procedure has been outlined and examples have been given to illustrate some 
actual situations where it was used. By exhausting this procedure most defects 
affecting performance of ICs can be found, which is the all important first ~tep 
in solving yield problems. By utilizing these techniques companies in the 
semiconductor industry have saved hundteds ·of millions of dollars in costs by 
improving their GC /WS yield. 
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INTRODUCTION 
In a modern Integrated Circuit (IC) production line, the overall 
performance is measured in terms of the number of good chips shipped per 
wafer started (GC/WS). This factor controls the profitability of most 
integrated circuit manufacturers making it the number one factor for most 
production engineering performance goals. This factor is highly proprietary and 
is considered sacred throughout the industry. Therefore, the numerical data 
presented throughout this thesis has been arbitrarily adjusted and is provided 
only to illustrate a Failure Mode Analysis (FMA) procedure rather than provide 
, 
specific data that can be experimentally duplicated elsewhere. 
To increase the GC/WS one must determine the major failure modes 
that are suppressing the yield. This thesis presents an FMA procedure to 
determine the causes of failures. In order to effectively utilize this FMA 
procedure, the product engineer must have a thorough knowledge about the 
technology he is working with. He must know the device physics for the 
particular devices under study as they relate to the fabrication process and the 
test chip configuration. He must be familiar with the process sequence and 
development of the topography. This thesis is broken into three sections; 
sections 1 and 2 presenting the background information needed and section 3 
presenting the FMA procedure with specific examples. 
Section 1 presents the basic devices that are used in N.-channel MOS 
integrated circuits: P-N Junction, MOS Capacitor, and N-channel MOS 
transistor. The structure and physics of these devices are .reviewed with, respect 
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to their relationship to the process flow and FMA procedure. Finally, process 
control monitor test chips are discussed. These test chips are inserted at 
strategic points on the wafer so that basic device parameters can be easily 
obtained and analyzed during the FMA procedure. 
The second section outlines a Single Level Poly-Silicon Gate N-MOS 
Process Flow discussing the key steps throughout the process. Vertical sketches 
of the topography development are shown at specific points throughout the 
process to aid in understanding the process flow. Finally, a discussion is 
It 
presented of the interrelation of process steps which helps set the stage for 
understanding difficulty in finding the causes of failure modes. , . 
Section 3 outlines an FMA procedure suggested for determining problem 
areas in the manufacturing environment. Several analytical techniques used in 
industry are examined along with examples of how the author has used the 
procedure. This procedure is by no means all inclusive with respect to the 
available FMA techniques used in the industry, but will provide a guideline for 
performing FMA of wafer lots at final wafer electrical test. 
This paper is not intended to give a full understanding of MOS device 
physics or wafer processing techniques. It is intended to provide an 
understanding of how failure modes are interrelated to the device physics and 
process flows. The ref ore, the information in sections 1 and 2 are slanted 
towards only those areas which will provide background in understanding the 
failure modes and FMA procedure. 
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MOS DEVICES 
P-N JUNCTION 
NMOS devices are isolated from each other by the P-N Junctions that 
are 'formed during device fabrication. The P-N Junctions form the source and 
drain regions of the transistors and are also used as interconnects between the 
devices (Figure 1-1 ). Because all the interconnects are on a common substrate, 
it is important to keep the junctions reverse biased in order to maximize 
isolation characteristics. This is done by applying a negative voltage (-2V) to the 
back of the substrate either by a direct contact to the back of the device in the 
package or through a diode from an on-chip back bias generator. 
The junctions are usually formed by a high dose ion implant of Arsenic or 
Phosphorus into a lightly doped Boron substrate. High quality P-N junctions 
can be obtained more consistently with the ion implanted process than with 
phosphorus diffusions.[2] Typical impurity concentrations for Boron are 
NA=2-5x1016 cm- 3 and for p·hosphorus and Arsenic are Nv=lx1019 cm- 3, forming 
a N+ P Junction. 
The most important characteristic of the N+P junction is the self-
isolation characteristic, which is altered by t-he leakage current (Figure 2.1). 
The ideal reversed bias current density for a P-N Junction is:[1] 
Since Nv is much. greater than NA, the first term drops out- and the ideal 
reversed bias current can then be controlled by the sub.strate doping. The 
normal reversed bias saturation current density for a high quality P-N junction 
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I 
should be approximately 10-9Acm-2 • Unfortunately, during the manufacturing 
process, the formation of localized crystallographic defects in the silicon 
substrate leads to a non-ideal component of leakage current which causes the 
total leakage current to increase. These defects ( dislocations and oxidation 
induced stacking faults OSF's) act as localized gettering sites for contaminants 
(i.e. sodium).[2] 
Several processing techniques have been developed to minimize the effect 
of defects. They are all based on the same theory: since sodium moves rapidly 
through the silicon crystal ( about a million times faster than arsenic), large 
global gettering sites can be formed far from the junctions to catch the 
') 
impurities before they reach the localized crystallographic defects. Some of the 
techniques that have been used in the industry to minimize the effects of 
defects are:[7] 
1) Laser damage to back of the wafer. The use of a laser to purposely 
damage the crystallographic structure of the back side of the 
substrates. As the wafer is processed through high temperature 
operations, the sodium will move and be trapped in the damaged 
area. 
2.) ·Phosphorus Gettering. Usi11g a (1,000-1,100° c) phosphorus pre-deposition 
step. to heavily dope the back side of the wafer. This step will cause 
the sodium to move and get trapped in the dislocations formed in 
the heavily doped area. 
3) Intrinsic Gettering. This process takes advantage of the normal oxygen 
content in the silicon wafer. By using some special heat treatments 
(1100° C in N 2) during the process, the 0 2 near the surface will be 
removed by evaporation. A defect-free zone ( denuted zone) will form 
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at the surface of the wafer. Since the rest of the wafer has a higher 
oxygen content, oxygen precipitates will form and act as gettering 
sites. 
MOS CAPACITOR 
MOS capacitors are used not only as charge storage devices for Dynamic 
Random Access Memories (DRAM) and in Charge Coupled Devices (CCD's), but 
are also used extensively as an FMA tool to monitor and characterize oxide 
integrity during the fabrication process. This section will discuss the electrical 
characteristics of MOS capacitors as well as the intermediate oxide. 
Figure 1-2 shows a cross-sectional view of an MOS capacitor. The device 
consists of a metal gate electrode at potential V0 , a thin insulating layer of 
silicon dioxide (Si02) of thickness X0 and a substrate of P-type silicon. 
MODES OF OPERATION 
The modes of operation of a capacitor can best be described by the use of 
energy band diagrams. Figure 1-3 shows the band diagram in thermal 
equilibrium for the capacitor- in Figure 1-2. The Fermi Level(EF) is constant, 
because current can not flow across the oxide. 'PF is the potential difference 
between the Intrinsic Fermi Level (Ei/q) and the Fermi Level (EF/q), and varies 
directly with the P-type impurity concentration of the substrate. 
As the s·emiconductor surface is approached; the potential VJ, which is a 
measure of the . bending of the intrinsic Fermi level, is no longer zero. At the 
semiconductor surface, VJ = 1/Js which is its larg.e·st value and is called the surface 
potential. In P-type material, the energy bands be.nd down for VJs > 0 and 
bend up for 1/Js < 0. 
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By varying the gate voltage (Va) and bending the bands, three important 
characteristic regions can be discerned. Namely: Accumulation region, 
Depletion and Weak Inversion region, and Strong Inversion region (Figure 1-
4 ). (10) 
ACCUMULATION REGION--By applying a negative voltage to the gate 
·electrode, the negative charge on the gate induces positive charges (holes) to the 
Si- Si02 interface. These excess holes form an accumulation layer at the silicon 
surf ace. Therefore, the capacitance in the accumulation mode behaves like an 
oxide capacitor. 
D-EPLETION AND WEAK INVERSION REGION--T·he Accumulation 
layer will decease, if the gate voltag·e is made less negative. When 1/Js = o the 
"Flat-Band" condition is reached (i.e., the bands neither bends upwards or 
downwards). At Flat-Band, the surface impurity concentration equals the bulk 
concentration in the substrate. For an ideal capacitor, Flat-Band will occur at 
Va = 0, however, in a practical capacitor, factors which will be discussed later 
affect this and cause Flat-Band to occur from -.05 to -.1 volts. 
As 1/Js becomes positive, the bands bend downward and electrons are 
induced to the surface causing the surface to be compensated and the P-type 
impurity concentration to deplete. A depletion region of width X, forms and 
the depletion capacitance of the region are calculated as follows:[10) 
2f' 1/J s 1/2 
qNA 
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8 Q, 
Gt1. = = 81/Js 
Furthermore, the total capacitance of the MOS capacitor is now the series 
combination of C0z and C" ( depletion capacitance). 
c-1 = a-1 + c-1 oz d. 
The depletion region is defined for the regions of 1/Js {O< ¢ 5 <'PF). At 1/Js 
= 'PF inversion starts to occur and E; bends below EF. This Weak Inversion 
region is defined in the region 1PF < 1/Js <21/JF where the inverted N-type surface 
concentration (Nv) is less than the P-type bulk concentration (NA). The 
depletion width (x,) increases and therefore c, increases causing the total 
capacitance to decrease from its maximum value of C0z (Figure 1-5). 
STRONG INVERSION--The Strong Inversion region is applicable in the 
range from 1/Js > 2t/JF· When 'Ps = 21/JF, the surface concentration Nv is equal to 
the bulk concentration Na. At this point, Va is defined as the turn-on or 
threshold voltage (VT8 ) and the depletion width X" is at its maximum value. C" 
is also at its maximum value so the total capacitance C is at its minimum value. 
1 Xo 
- + 
omin f oz 
IDEAL C-V CURVES 
From the Energy Band Theory and calculated capacitances, an Ideal C-V 
curve c.an be plotted (Figure 1-5). T·he capacitance on this plot has been 
normalized to C0z such that CFB occurs when C has dropped to ~ .8 G0z. In the 
ld·eal case, Va = 1/Js, the Flat-Band condition is reached when V0 = o. However 
due to real world wafer fabrication, several problems occur which cause a shift 
in the valu-e of the Gate voltage at which Flat Band occurs.(10] 
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NON-IDEAL C-V CURVES 
In a practical MOS system, a number of factors alter the ideal 
~· characteristic just described. First, a work function difference between the 
semiconductor and the gate electrode results in a certain amount of band 
bending at zero applied voltage resulting in a parallel shift of the C-V 
characteristics along the voltage axis (Figure 1-6). The band diagrams for 
aluminum electrodes are shown in Figure 1-7. One way of minimizing this effect 
is to use a deposited polysilicon layer, heavily doped to reduce is resistivity, as 
an alternative to aluminum. In this case, the work function difference simply 
depends on the difference in position of the f ermi level relative to the band 
edges in each region of the semiconductor.[8] 
OXIDE CHARGES 
The second factor which affects the position of the C-V characteristics is 
c:harge, either in the oxide or at the Si- Si02 interface (Figure 1-6). There are 
four types which are shown schematically along with the standard nomanclature 
in Figure 1-8.[6) They are Mobile Ionic Charge, Fixed Oxide Charge, Interface 
Trapped Charge, and Oxide Trapped Charge. 
MOBILE IONIC CHARGES-- Ionic charges are usually associated with an 
alkali atom contaminant such as sodium or potassium, which is introduced into 
the oxide during processing. Sources of the contamination include chemicals 
used for cleaning, human hands, -contaminated gloves, furnace quartz ware, and 
metalization systems. Due to the many sources of contamination and the 
potential yield losses, monitoring and correcting ionic charges is an important 
tool in the FMA process. 
~ 
When located near the Si- Si02 surface, the Nm(concentration per unit 
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area) will cause a parallel shift of the C-V curve along the voltage axis (Figure 
1-6). 
Nm t0s( um) 
2.15x 1010 
(V) 
Nm is measured by using the Bias-Temperature Drift technique, where a 
positive field of 20V is applied for ten to fifteen minutes at 200°C, which drives 
the sodium to the Si- Si02 interface. A C-V plot is made and then the sample is 
subjected to the above conditions except for a negative voltage. The sample is 
cooled and another C-V plot is taken. By measuring the VFB difference, the Nm 
can be calculated from the above equation.[16] This FMA technique is use to 
monitor oxide furnaces for sodium contamination. The methods explained in 
the P-N junction section as well as the use of a phosphorus glass layer [PSG], 
which will be discussed later, are used to reduce this contamination by gettering 
the alkali metals.[4] 
FIXED OXIDE CHARGE-- These immobile charges are located within 25A of 
the Si02 interface. They arise from structural damage associated with the 
oxidation process and can be reduced by low temperature anneals of less than 
one hour in inert ambients. The magnitude also depends on the silicon 
orientation where N1(11I)>N1(110)>N1 (100}. This is the major reason MOS is 
processed on 100 orientation silicon.[5] 
INTERFACE TRAPPED CHARGE-- These charges are like the fixed charges 
except they can be either positive or negative. They are commonly referred to 
as Surf ace States or Fast St.ates and are dangling bonds due to the atomic 
mismatch between silicon and silicon dioxide at the interface. These surface 
states are part of the basic physics of the interface, but they can be minimized 
- 10--
by processing technology. Surface states are generally caused by radiation from 
ion implants and similar bond-breaking processes. Low temperature (400-500°C) 
anneals in H2 will minimize their effect.[6] 
OXIDE TRAPPED CHARGE-- These charges can be positive (trapped holes) or 
negative (trapped electrons) located throughout the oxide. They are caused by 
ionizing radiation such as implanted ions, X-rays, and electron beams. The 
charge can be eliminated by low temperature (400-550°C) anneals in inert 
ambients. The anneals do not remove the trapped sites in the oxide, they only 
compensate the charge. This brings up a reliability concern, because these 
neutral trapped sites can become charged again by hot-electron injection during 
device operation, and thereby cause the threshold voltages to shift. Some 
devices are specified as (radiation-hard) oxides where precautions have been 
taken to minimize the actual number of trapped sites.(12] 
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MOS TRANSISTOR 
This section is not intended to give a detailed description of the 
operation of MOS Field Effect Transistors. However, a brief review is given of 
the basic modes of operation of this device and the more important parameters 
that should be monitored during the FMA process. 'A vertical cross section of a 
basic N channel MOS transistor in shown in Figure 1-9. The transistor 
structure is an MOS capacitor with Arsenic ion implanted source and drain 
regions formed on each side. Therefore, the modes of operation for the 
capacitor still hold. For Gate Voltages (Va) greater than the Threshold Voltages 
( Vrn ), the resulting inversion region forms a conducting N-type channel between 
the source and the drain cliff usions. For small drain voltages, this channel acts 
as a voltage dependent resistor. In this unsaturated region ( called the "triode 
region" of the device characteristics) the drain current Id is given by;[l] 
r, = 
Where r, is the gain factor which depend·s only on the device geometry and the 
mobility of the carriers in the inversion layer, and is usually expressed in µA/V2. 
The drain current increases with drain voltage until the field in the oxide at the 
drain end of the channel is no longer sufficient to sustain inversion. This occurs 
at Vv > V0 - VrH, and the channel is then "pinched off". The device operates 
in the saturation region with the drain. current dependent only on the gate 
voltage. 
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ID = - .l_ (Va- VTH)2 
2 
The gain factor now has a value of /3', which accounts for the shortening of the 
channel caused by the increased reverse bias on the drain junction. These 
conditions prevail until the drain voltage reaches a value at which breakdown 
occurs, either by junction breakdown to the substrate or by punch-through of 
the source and drain depletion regions.(!] 
The above description is very simplified. It does not, for example, 
describe drain current which flows for voltages below threshold (subthreshold 
region). This parasitic current is a problem in integrated circuit design because 
it can flow in normally off transistors, resulting in leakage through 
unintentional parasitic or field oxide transistors. Also, the above discussion 
deals with a two dimensional model and has neglected fringing effects. These 
factors become increasingly important as transistors become smaller in search of 
higher packing densities. The effects of these factors will be discussed later.[11] 
Ilv1PORTANT PROCESS .CONTROLLED PARAMETERS 
The most .important parameter of the MOSFET is the Threshold Voltage 
(VTn) which depends on the work function difference between the gate and the 
silicon, the oxide charge density, the substrate doping density, and the oxide 
thickness. (Figure 1-10). 
As discussed earlier, the work function difference fot a typical MOS 
transistor with a heavily doped N-type polycrystalline silicon (20-30 
01Ilv1S/square) gate electrode and a P-type substrate impurity concentration 
(NA) in the order of 1-5 x 1016 cm-3 , will cause a ~FB shift of about -.6V. 
The oxide charges, mentioned earlier, also contribute to the Flat-Band 
shift. Typical values of oxide charge for a well controlled line are about 
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1.5z 10-90 / cm 2. For Gate oxide thicknesses of 500-SOOA, this charge results in a 
-0.04 to -0.06V Flat-Band shift. Methods for controlling these charges were 
discussed earlier.[O] 
Controlling substrate doping level (NA) is the major method for adjusting 
VTH· In practice, Vr8 is tailored by a boron ion implant through the gate oxide. 
The doping level is determined by the implant profile which is approximated by 
a rectangular distribution shown in Figure 1-11. The product of the average 
concentration (Nai) and a characteristic depth X.· is the total implant dose, N, 
(impurity atoms of / cm 2) where X.· is determined by the energy of the implant.[Q] 
In practice, when there is a need to change VrH, the threshold voltage 
equation is not used; just th.e first derivative with respect to NA is used. 
Therefore, in order to shift VTH for a given process, the change in implant dose 
is easily calculated. As a precaution, experimental wafers are split across several 
implant doses and a plot is made to find the needed dose (Figure 1-12).[24] 
Finally, VTH varies directly with oxide thickness (X0 ). Generally, the gate 
oxide thickness is fixed for a particular process and is controlled to plus or 
minus ten percent. Thickness control problems can have a tragic impact on the 
device performance. Since the oxide thickness has the largest impact on the 
threshold voltage, it must be kept wi"t11in tight specifications. 
An example of the use of Vr8 control techniques (Figure 1-10} is device 
isolation through threshold voltage control, which is t1sed in most NMOS 
processes. As mentioned earlier in the P-N junction section, the MOSFET is 
essentially self isolating, but only if t.he surf ace of the silicon is inverted only 
under the gate regions and not in the regions between devices. To prevent this 
undesira.ble surf ace inversion, the VTH in isolation or field regions is purposely 
increased b.y more than an order of magnitude. This is accomplished by 
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growing a thick oxide, called the field oxide, which is typically 8,000-10,000A 
thick (Figure 1-13). To further increase the threshold voltage in the field 
regions, a channel stopping high dose boron implant is used to make the surface 
difficult to invert. Typical threshold voltages in the field areas are 15-25V, as 
compared to the 1-2V Gate threshold voltage and 5V power supplies.[24] 
Another parameter which is important to control is the electrical channel 
length (L') and the electrical channel width (W). As these dimensions get 
smaller, fringing effects start to occur causing the VTH to change. This is known 
as the Short Channel Effect and the Narrow Width Effect. As L gets shorter 
VTH decreases and as W gets narrower VTH increases. Tight control of feature 
line size and time-temperature for heat treatments are needed in stabilizing 
these parameters. 
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MICROELECTRONIC TEST CHIP 
Since VLSI (Very Large Scale Integration) IC's contain greater than 
10,000 devices, the ability to check the device parameters on the chip is 
impractical. Test chips, which have been designed with small numbers of 
devices which are easily accessible for testing, have solved this problem. The 
devices on the test chip are dimensionally and physically typical of the devices 
on the IC and therefore can be used to characterize the devices on the IC. 
Microelectronic test chips are now used routinely throughout the 
semiconductor industry to support circuit design, process development, 
production engineering and production control activities. In addition to device 
components, the test chips also contain other types of test structures which 
provide data for establishing design rules, determining process tolerances and 
identifying sources of potential yield loss. 
Each test structure on the test chip is designed to measure a certain 
parameter resulting from the fabrication process. Test structures are designed 
to_: (A) extract Wafer Fabrication parameters; (B) define Layout Rules; (C) 
extract Device Parameters; (D} analyze Random Faults; (E) analyze Circuit 
Reliability; and (F) evaluate dynamic Test Circuit performance.[13] 
1. Wafer Fabrication--These structures are used to evaluate material 
parameters s.uch as layer uniformity, oxide quality, and crystalline defects in the 
semiconductor material. Examples are Sheet Resistors (Sheet Resistance), 
Contact Resistors (Metal-·to-Sili_con Contact Resistance), MOS Capacitors 
(Oxide Thickness, Oxide Charge Density), and Gated-Diode Electrometer 
(Leakage Currents ).[12] 
1 
2. Layout Rules--These structures are used to evaluate those features 
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which form the geometrical layout-rule set, known as "Design Rules". Examples 
are: Cross-Bridge Sheet Resistor (Line-width), Isolation Resistor (Feature-to-
Feature Isolation), and Bridge Alignment Resistor (Feature-to-Feature 
Alignment). 
3. Random Fault--These features are used to evaluate the occurrence of 
random defects. Structures like these are used to characterize D0 (Defect 
Density per cm2). These structures include series, parallel and addressable 
arrays of identical elements. Examples are: Resistor Array (Metal Step 
--\__. 
Coverage, Fault Density), M6S Capacitor Array (Oxide . Integrity Defect 
Density), and MOSFET Addressable Array (Fault Density). 
4. Circuit Reliability--These structures are used to establish circuit 
reliability assurance by evaluating the stability of the semiconductor material 
when subject to such stresses as voltage, temperature, humidity, and radiation. 
Examples are: MOS Capacitor (Oxide Charge Density), MOS Transistor 
(Threshold Voltage Drift), and the Metal Resistor (Electromigration ). 
5. Device Parameters--These structures are used to extract the parameters 
n·eeded for circuit simulation. Examples are: Transistor (Threshold Voltage, 
Gain, Transconductance, Breakdown Voltage, Leakage Currents), Interco.nnect 
Resistor-Capacitor (Interconnect Resistance and Capacitance), and Gates (Gain, 
Switching Threshold, Propagation Delay). 
6. Test Circuit--These structures are used to establish that the wafer 
fabrication process is capable of producing a functioning circuit and to 
characterize the dynamic performance of test circuits. Examples are: Self-
Oscillating Circuits and Ring Counters (Oscillation Frequency).. These circuits 
have bee.n terme·d "Canary" circuits because they 
f abric.ation process is satisfactory. [13] 
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SAMPLE TEST STRUCTURES 
A discussion of all standard test structures would be too time consuming, 
therefore, only the structures most often used to characterize and control 
process lines will be discussed. All the discreet devices have been discussed 
before and all other structures are referenced if more information is needed. 
SHEET RESISTANCE AND LINE-WIDTH MEASUREMENT--
Maintaining dimensional control of smaller feature size through the various 
photolithographic and etching steps involved in IC fabrication has become 
increasingly important. In-process line-width measurements are made optically 
with good accuracy and repeatability. 
Final control measurements are made electrically using the cross-bridge 
test structure in Figure 1-14. The line-width is determined from a sheet 
resistance R, measurement and the following: 
I* 
W = R, L a 
where I is the current forced between / 1 and /2 and ~Vis the voltage diiference 
between V1 and V2• and L is the distance between the voltage taps. I* is the 
current forced between / 1 * and /2 *, and a V* is the voltage cliff erence measured 
between v1* and V2 *. [15] 
PROCESS 'DELTA' MEASUREMENT-- We have already seen how the 
MOS capacitor prqduces data used in the monitoring and control of the 
oxidation process and transistors and diodes are used to obtain the standard 
parameters such as threshold volt-age, transconductance, gain, leakage current 
and breakdown voltage. These measurements can then be statistically and 
mathematically treated to give insight into process steps such as oxidation, 
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diffusion, metallization and mask alignment.[16] 
One example, as shown in Figure 1-15, illustrates how the lateral 
diffusion, DEL TA L, in a MOS process can be determined by parametric testing 
of two specially patterned transistors Tl and T2, each with a different design 
gate length, LMASK (L 1 for Tl and L2 for T2), ), but both with equal gate 
width. [16] From the channel current equation (not presented here), the 
effective channel length, LEFF, is expressed as: 
LEFF= f(P,B)/lv 
where P is a set of process parameters, B represents the external bias conditions 
-
Vas and Vvs, and Iv is the drain current. Since both transistors are on the same 
chip, P is assumed to be identical. By applying the same test conditions V05 
and Vvs, B becomes equal for both transistors. This leads to the equation: 
With L 1 and L 2 , known (from the design mask lengths), A L can be calculated 
as: 
lv 1Lsub 1 - lv2Lsub 2 
~L= ·-------
2(lv1 - lv2) 
where lvi and lv 2 are the drain currents of Tl and T2 measu·red under equal bias 
conditions Vvs and Vas, as shown in F·igure· 1-15. [16] 
FEATURE TO FEATURE ALIGNivIENT-- The ability to align pattern 
levels to within ± .5µ is critical in the manufacture of ICs. A test structure 
which is used to monitor this is the Bridge Alignment Resistor shown in Figure 
1-16a.[17J This test structure is composed of ·a bridge resistor and two 
potentiometer-like bridges. The structure is fabricated using the photomask 
levels: a doped-region level, a contact window level, and a metal level. The 
- 19 -
upper bridge measures the resistance per unit length of the conducting strip 
formed by the doped region, which may be a diffused layer or an implanted 
layer. The differences in the resistances R 1 and R2 are used to determine the 
misalignment in the vertical direction between the conducting layer and the 
contact window which is directly on the conducting strip. The lower horizontal 
potentiometer is used to obtain the misalignment in the horizontal direction 
between the conducting layer and the contact window layer. The electrical 
alignment test structure has been used to resolve misalignment of less than 0.1 
um. [17] 
Using the vertical and horizontal misalignment data from this structure, 
repeated over an entire wafer, a vector map of the misalignment can be 
.constructed. An example of a misalignment vector map is shown in Figure 1-
16b. The data can be analyzed to subtract the overall or average translation, 
rotation, and • expansion vector component. The resultant residual 
misalignment, displayed in Figure 1-16c, shows the remaining distortions which 
may be due in part to wafer warpage during processing. [17] 
RANDOM FAULT TEST STRUCTURE ARRAYS-- These test structures 
are designed to evaluate faults in oxides, in metal step coverage, in metal line 
separation, in the contact resistance between conducting layers and are used to 
predict yield. Usually the arrays are designed to test for specific types of faults 
or problems and are used as a line control monitor. These structures tend to be 
so complex that a fault encountered mat not be the intended fault. For 
example, in the metal step coverage array In Figure 1-17b, the intended fault is 
a break in the metal line at the step. But breaks can occur in the metal lines 
between the steps ( due to photolithographic problems, for example), and such 
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breaks are unintended faults.(25] 
Some of these unintended faults can be electrically screened out. For 
example, in random fault test structures which are tested for open circuits, 
probing errors can be eliminated through the use of the design shown in Figure 
1-17a, where extra large probe pads are used. Since two probes can touch down 
on each probe pad, electrical continuity between the probes can be tested to 
insure that both probes are down.[17] Despite these shortcomings, array 
structures are useful when used with caution for process control, design rule 
optimization, and equipment evaluation. 
ICs with memory arrays are examples of devices with built-in random 
fa ult test structure arrays. Dynamic Random Access Memories (DRAM) are 
usually high volume codes which are used to push the technology because FMA 
is easier due to its fault structure array layout. Most FMA techniques have 
been developed using Dynamic RAM devices, including most of the author's 
experience. Th.eref ore, Dynamic RAM device structure will be discussed in this 
section a11d in more detail in Section 3 under Bit Map Analysis. First we will 
look at the array structure of Dynamic RAM cells and then at the operation of 
each individual cell. 
Random Access Memories are usually organized in rectangular arrays of 
rows and columns. Figure 1-18 shows an 8 X 8 array for storage of 64 bits, one 
bit b-eing stored in th·e cell at each intersection.[18] To specify a particular 
memory location requires a 6 bit address, 3 bits defined the row and the other 3 
bits define the column. By comparison, currently manufactured Dynamic RAMs 
have 256k bits of storage capacity and require an 18 bit address (9 for columns 
and 9 for rows). In this 64 bit example in Figure 1-18, row address 011 (binary 
for 3) and column address 101 (binary for 5) specify the memory location 3,5. 
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The locations start with 0,0 at the upper left and end in 7,7 at the lower right, 
specifying all 64 locations. The organization of a single transistor memory cell 
of the array is depicted in Figure 1-18. 
Information is stored as an electric charge on a small capacitor. The 
value of the capacitance is on the order of 40 femptofarad. ( 40 X 10- 16 farad). 
For the representation of binary information, two different levels of stored 
charge are needed. A binary O is represented by O charge and a binary 1 by a 
charge of 200 femptocoulombs (equivalent of 5 volts on the storage 
capacitor). [18] 
When one of the selection lines (rows) in the array is activated, it turns 
on all the access transistor switches connected to it. The transistor functions as 
an on-off switch to connect the storage capacitor to its particular data line, 
which corresponds to a column in the array. The simultaneous activation of a 
row and a column identifies the cell selected for reading or writing. Because the 
storage capacitor loses charge both from being read and by leakage, it must be 
regenerated periodically, usually once every four milliseconds. The necessary 
re.generation functions are performed by the thresholding amplifier. A sampling 
switch takes a sample of the signal on the data line at precisely the right time, 
Just after a chosen storage cell has been connected to the data line by a signal 
on the selection line. The sampled signal is compared to the threshold level 
returned to the capacitor by the closing of the switch in the data line. All of 
the switching in this type of memory device is accomplished by transistors. 
Dynamic RAMs are tested by using several patterns, timing checks, and 
voltage levels to test each bit. One of these patterns will be discussed later in 
Section 3. When the device is tested using a pattern, an array of bad memory 
bits can be printed out and analyzed to pinpoint problem areas. This FMA 
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technique is known as Bit Map analysis and will be discussed in Section 3. 
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SINGLE POL YSILICON GATE NMOS PROCESS FLOW 
In order to perform FMA, the Product Engineer must understand the 
Process Flow, vertical structure build up and process to process interactions to 
find and solve yield related problems. This section will cover the Process Flow 
(Figure 2-1) and structure build up (Figure 2-2 to 2-8) of the Single Level 
Polysilicon Gate N-Channel MOS Process. 
The formation of the IC comprises many fabrication process steps such as 
cleans, ion implants, oxidations, film depositions, photolithography, etching, 
inspections, and measurements. These steps generate precisely controlled 
impurity layers in the silicon which form the individual circuit components (i.e., 
transistors, diodes, capacitors) as well as the dielectric and metallic layers used 
for interconnecting the individual component on the IC. The fabrication 
process must proceed in a specific sequence, which constitutes an IC process 
flow. Figure 2-1 illustrates the major steps in the Process Flow for a Single 
Polysilicon Gate N-Channel MOS IC fabrication process. [21]. 
Typical process fl0ws have about 120 processing steps with more complex 
MOS processes having greater than 200. The flow in Figure 2-1 shows only the 
major process steps; other steps such as Cleans, Resist Strip, Inspections, and 
Measurements have been taken out. The lithogra_phic process, which is 
represented by one step in the process flow, actually takes seven steps (resist 
coat, soft bake, expose, develop, hard bake, linesize measurement, and pattern 
inspection). More complex MOS processes can have up to 12 photo-lithographic 
masking levels, the sample process (Fig· 2-1) has seven masking levels (Isolation, 
VT Adjust, Depletion Implant, Buried Contact, Polysilicon Gate, Contact 
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Window, and Metal Interconnect). 
The process is broken down into eight sections as follows: Isolation, VT 
Adjust, Depletion Implant, Buried Contact, Polysilicon Gate Pattern, 
Source/Drain Formation, Contact Window Pattern, and Metal Interconnect 
Pattern. Figures 2-2 through 2-8 show the vertical build up of the structure at 
these points through the process.[21] The remainder of this section will describe 
each process step and comment on it's purpose. 
ISOLATION (Fig 2-2) 
Prior to processing, wafers are checked for surf ace-crystal dislocations 
using optical microscopy. The wafers are also checked for the ~elative concavety 
or convexity (warp and bow) with a micrometer or elipsometer. Various 
locations across the wafer are checked and often wafers are sorted according to 
these various tests, the better wafers being reserved for higher resolution steps 
and critical devices.[8] The starting material is boron doped silicon (20 ohm 
centimeter). The wafers are then backside implanted with argon to getter 
impurities away from the active regions during the thermal oxidation steps. A 
thin ''Pad" oxide (-200A) is grown to act as a spacer between the silicon nitride 
\ and the silicon substrate {Fig 2-2). A 1,000A thick layer of silicon nitride is 
deposited on the wafer using Low Pressure Chemical Vapor Deposition 
(LPCVD). The silicon nitride acts as an oxide growth mask during the isolation 
region formation.[21] 
The wafer is then processed through the photolithographic process where 
the isolation pattern is exposed. Photoresist 'is present in the areas where the 
active region will be. Using the photoresist as an etch mask the wafer is then 
dry· plasma etched to remove bot.h the nitride and the pad ·oxide to expose the 
- 25 -
silicon substrate. Dry etching has been used to replace wet etching because of 
its anisotropic etching characteristic providing very straight walled etching. 
The ref ore, less process compensation is needed in adjusting the mask to final 
pattern linesize.(24) Characterization of these deltas throughout the process 
becomes extremely important in controlling and changing the final device 
linesizes and will be discussed in section 3. 
Finally, the exposed silicon areas are ion implanted with Boron 
(3x1012cm-2, 60KeV) known as the Chan-stop implant. This implant will 
increase the threshold voltage in the field oxide areas providing better isolation 
and leakage characteristics. Figure 2-2 shows the structure of the device after 
this step. 
THRESHOLD VOLTAGE ADJUST (Fig 2-3) 
A thermal oxide is grown in a 1,200 ° G furnace in an atmosphere of steam. 
Since th.e silicon nitride oxidizes 100 times slower than the silicon substrate, a 
4,500A thick field oxide is grown in the isolation region and only a 45A oxide on 
the nitride area. The Field oxide intrudes under the nitride forming a structure 
known as the "birds-beak." Co.ntrolling the depth of this birds-beak 
penetration is important in controlling the final electrical line widths of the 
transistors. Thinning do~n the pad and field oxide thickness will reduce the 
birds-beak penetration. (7] 
The technique of using a silicon nitride mask as described .above is known 
as the Selective or Local Oxidatio.n Technique. This technique has the 
advantage of allowing Chan-stop layers to be formed self-aligned to the active 
transistor areas. Also, a more planar surf ace is obtained because half the field 
oxide is recessed below the silicon surface. This is extremely important as finer 
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line geometries are reached.[20] 
A disadvantage of the local oxidation process is the silicon surf ace under 
the nitride can be damaged during field oxidation. A thin layer of silicon 
nitride can form on the silicon surface due to the action of NH8 generated from 
the masking silicon nitride layer. Where this occurs, an oxynitride film impedes 
the subsequent growth of the gate oxide causing low voltage breakdown. This 
can be solved by growing a sacrificial oxide after stripping the masking nitride 
and then removing it before the following final Gate oxide.[7) 
Continuing on with the process, the nitride oxidation mask and Pad 
oxide are etched off by a wet etch dip. This is usually done with a phosphoric 
acid etch to remove the nitride and a hydrofloric acid (HF) etch to remove the 
oxide. Now the substrate is exposed where the active regions of the devices will 
be. An enhancement threshold voltage adjust implant is done to raise the 
threshold in the gate regions to the desired level. This implant is used as the 
key source for controlling the final threshold voltages of the device as discussed 
in section 1. The implant is usually a low energy (i.e. 30KeV) boron ion implant 
of a light dose (8x1011 cm-2).[10] 
A high quality gate oxide of 250A is then grown in an oxidation furnace 
at 1,000 °0 with an oxygen ambient. Extreme care must be taken to insure that 
the furnace is clean, because contamination of the gate oxide will cause shifts in 
the threshold voltage as discussed earlier. Figure 2-3 shows the structure of the 
device after this step. 
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DEPLETION Ilv1PLANT (Fig 2-4) 
Now that the enhancement devices have been adjusted a 
photolithographic pattern of resist is used as an implant mask to protect those 
areas. Holes in the photoresist are put over the device areas where depletion 
devices are to be farmed. The depletion areas are formed by an Arsenic 
(3xI012cm-2 ) ion implant at 80 KeV. Figure 2-4 shows the structure of the device 
after this step.[21] 
BURIED CONTACT (Fig 2-5) 
The next step is to form contacts to the silicon substrate through the 
gate oxide. These contacts will be used to connect the polysilicon to the 
substrate and will be covered by other layers, thus they are referred to as buried 
contacts. The wafers are processed through the buried contact 
photolithographic process. The photoresist will act as an -etch barrier to the 
subsequent oxide etch and small windows will be put in the area where the 
contacts are to be defined.[lQ] A wet oxide etch is used to etch the gate oxide 
to provide the conta_ct to the substrate as shown in Figure 2-5. 
POL YSILICON GATE PATTERN (Fig 2-6ab) 
The next se·quence will define a layer of polycrystalline silicon which will 
form the gates of transistors, top electrodes of capacitors, resistors and device 
interconnections. A 3,500A thick polysilicon layer is deposited by an LPCVD 
technique. The polysilicon is then doped in a cliff us ion furn ace with the 
phosphorous source. Heavily doped, n-type polysilicon is the standard gate and 
interconnect material because of its ability to withstand high te-mperature 
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processing.(lQ] The resistance of the polysilicon (> 10 ohms per square) 
contributes significantly to the RC delay in signals that are routed along it. In 
order to reduce this resistance and speed up the circuit, refactory metals and 
silicides have been used with the polysilicon. The technique of depositing the 
refactory metal on top of doped polysilicon has the advantage of preserving the 
well. understood polysilicon-Si02 interface and keeping the same work function 
while lowering the overall sheet resistance to about 1-3 ohms per square.[7] 
Next, a 1000A mask oxide is LPCVD deposited on the doped polysilicon. 
Once again the wafers go through the photolithographic process, defining the 
polysilicon gate pattern. With the photoresist as the etch mask, the mask oxide 
is dry etched in a plasma operation (Fig 2-6a). The resist is removed leaving the 
oxide to act as the etch mask during the polysilicon dry etch. During the 
polysilicon dry etch, the polysilicon is over-etched which will under cut the 
polysilicon by .25um under the edges of the oxide as shown in Figure 2-6. The 
wafer is then Arsenic ion implanted at 80KeV with lxl016 cm-2 which forms the 
Source-Drain regions. The oxide ledge acts as a mask for the arsenic implant 
providing for an extra .25um compensation of the Source-Drain area. This 
reduces the lateral diffusion under the polysilicon gate area which minimizes the 
gate to drain capacitance. [20] 
The characterization and control of the final electric~! channel length is 
dependent on the control of the mask line-size, the line-size of photoresist, the 
undercut of the oxide etch, the undercut of the polysilicon etch, and the lateral 
diffusion of the Source-Drain diffusion. All these areas should be carefully 
characterized in order to control a process.[24] This characterization procedure 
will be illustrated as an example in the FMA section. Figure 2-~b sliows the 
structure after the ion implant. 
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CONTACT WINDOW PATTERN (Fig 2-7) 
In the next sequence, a dielectric insulating layer will be deposited and 
contact vias or windows will be cut through the dielectric for later device 
interconnections. The mask oxide is now etched off by a hydrofloric acid wet 
etch. Then a 1,000A layer of thermal oxide is grown on the polysilicon and the 
Source-Drain regions. This oxide prevents the contamination of the Source-
Drain areas from the phosphorous doped intermediate oxide. A 3,500A thick 
phosphorous doped intermediate oxide is then deposited by an LPCVD 
technique. This oxide is then heat treated, which will flow the phosphorous 
oxide and give it a smooth structure, reducing the tough topography. A 
photolithographic process is then used to pattern the contact windows; then an 
anisotropic dry etch is used to etch both the intermediate and the thermal 
oxides to make contact to either polysilicon or the silicon substrate.[19] Figure 
2-8 shows the structure after this point. 
~TAL INTERCONNECTION (Fig 2-8) 
Finally, a low resistance interconnect metal (aluminum) will be used to 
connect the devic;es. A 7,000A thick metal film of aluminum and .5% silicon is 
sputtered onto the wafers. The silicon in the aluminum prevents the aluminum 
from spiking the junctions during subsequent heat treatments.[7] 
The wafer is processed through the photolithographic step to define the 
metal interconnect pattern. A anisotropic dry etch is used to etch the 
aluminum layer. Mter aluminum etching, the resist is removed and then a 
front coat of resist is put on to protect the front of the wafer while the film 
layers are removed from the back. Several wet etches are used to remove all the 
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backside layers (polysilicon, intermediate oxide, and thermal oxides) that were 
formed on the wafer during processing.(24] The next step is a hydrogen anneal 
{500C) which acts to alloy the aluminum to the silicon and reduce the ,charges in 
the gate oxide. 
As a final step most processes use some type of a capping material to 
protect the devices from moisture and scratching during subsequent handling. 
Usually this layer (a thick nitride and/or oxide layer) will be deposited and will 
require another photolithographic process to open the bonding pads. In this 
case, only the bonding pads will be etched open to permit contact by the test 
probes. The wafer is now complete and can be probe tested to check for good 
and bad devices. 
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INTERRELATION OF PROCESS STEPS 
Virtually all the steps in a process are strongly interrelated. For example, 
each of the thermal cycles in a process ( e.g. oxidations, epitaxial layer growth, 
diffusions, gettering) add to the vertical antl lateral diffusion of impurities. To 
obtain the desired impurity profiles, the total thermal cycle of the impurity 
must be taken into account. 
As another example, thermal oxide growth depends on several factors 
such as the doping concentration of the silicon, the type impurity, or whether it 
is single crystal or polycrystalline silicon. Since several of these conditions can 
exist on a wafer, the thicknesses will be different for the various regions. This 
resulting variety of oxide thicknesses must be accounted for so that all the 
oxides can be removed if necessary. 
Polysilicon's ability to mask a given implant is a function of the 
polysilicon's thickness and the size of its grains. Grain size is a function of the 
polysilicon film's doping level and its thermal history. Hence, the polysilicon's 
ability to act as an effective implant mask can change during. the process. This 
is important to control in order to mask the Source-Drain implant. 
Because the process steps are so inter-related, any change which will help 
a certain part of the process could cause damage in another. Changes to any 
process should be monitored carefully and always be proved in with some 
experimental lots. Even if there is no intended change, the manufacturing 
process is constantly undergoing suttle changes which can cause serious yield 
problems.[7] Section 3 will describe an FMA procedure to find these problems 
and discuss some specific examples. 
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FAIL URE MODE ANALYSIS (FMA) PROCEDURE 
MEASURING A LINE'S PERFORMANCE 
In a modern Integrated Circuit (IC) production line, the overall 
performance is measured in terms of the number of Good Chips shipped per 
Wafer Started (GC/WS). This factor can be broken into two components, Line 
Wafer Yield (WO/WS) and Wafer Probe Yield (GC/WO). 
Good Chips 
Wafers Started 
_ Good Chips X Wafers Out 
Wafers Out Wafers Started 
.GC 
ws 
GC X WO 
WO WS 
T.he Line Wafer Yield is a measure of the efficiency of completing the 
wafers started in a line (Wafers Out to Wafers Started - WO/WS). Not all 
wafers started are completed; some are junked. Wafers are usually junked 
because of .processing, handling, or operating mistakes such as equipment 
malfunction, wafer breakage, missed or wrong operations, or incorrect set-up of 
equipment. Since these problems are easily found, most of these problems are 
caught and corrected immediately. However, some of these wafers go 
undetected and eventually affect the Wafer Probe Yield component, usually as 
zero yield wafers. 
At the probe, each chip is electrically tested and the failures identified. 
For a typical chip of current design, there generally are far more failures than 
good. Consequently, the Wafer Probe Yield, usually expressed as the number of 
Good Chips per Wafer Out (GC/WO), is the primary measure of performance 
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for an IC process. In the highly competitive IC industry, improving 
performance primarily by improving yields is the objective of a large engineering 
effort. Since the wafer probe yield has the greatest impact on performance, a 
large part of the engineering effort is directed at improving the GC/WO. By 
itself, GC/WO tells little about the process other than it is good or bad. 
Therefore, the product engineer must strive to determine the mechanisms which 
suppress the GC/WO. 
In order to effectively determine causes of failure, the product engineer 
must have a thorough knowledge of the technology in which he is working. He 
must know the device physics for the particular code under study as it relates 
to the process and the test chip configuration (Section 1 ). He must be familiar 
with the process sequence and side view sketches of topography development 
(Section 2), the device size, design rules, and process window (processing limits) 
which are specified by the designer. Finally, he must understand the available 
analytical methods. In the semiconductor industry, there are many available 
methods for determining the causes of failure. They become part of an 
engineering activity which is most commonly referred to as Failure Mode 
Analysis (F11A). It is the purpose of this thesis to present a formal methodology 
for performing Failure Mode Analysis. 
Understanding the state of the production line is important in analyzing 
and attacking the problem. Each product has associated with it a life cycle. 
Knowing which phase of the life cycle a product is in helps in determining the 
objectives of the F11A. The three common phases of the life cycle are: 1) Code 
Introduction; 2) Yield Bust; and 3) Yield Improvement (Figure 3-1}. 
Code Introduction covers the prove-in, qualification, and production 
ramp of a code or technology in a production line. Generally, there has been p.o 
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previous experience with the technology and the flow of product is low. With 
respect to FMA, all lots are analyzed and matrix splits (a wafer lot 
experimentally set up to test a wide range of process parameters) are done to 
find the optimal fabrication parameters. 
Once a production line has matured and a certain level of yield has been 
achieved and maintained, a sudden drop in yields can occur. Such periods are 
referred to as yield busts. It is usually a drastic situation and quick solutions to 
the problem are needed to reduce the negative cost impact. For this case, the 
low and/or zero yield wafers are analyzed to determine and solve the problem. 
Usually, this ''firefighting" is a dominant mode of operation, because the line is. 
constantly undergoing change. However, when the problems are solved the 
yields often end up higher than the previously established level, resulting in 
improved productivity. This occurs because the part of the process in which 
the problem occurred usually was marginal to begin with and optimizing the 
process leads to additional yield improvement. 
Finally, the yield improvement emphasizes raising yields above previous 
levels. As mentioned in the last paragraph, yield busts will identify many of the 
problem areas. However, a good product engineer will spend considerable time 
finding these problems before they become busts. One way of doing this is by 
analyzing the highest yield lots and perf arming Success Mode Analysis (SMA) to 
try to determine "what was done right". 
One method of SMA is to compare average lots with high yield lots to 
pick out yield .limiting problem areas. An example of a yield improvement study 
is shown in Figure 3-2. In this example, a study of 54 lots was done comparing 
the average of all lots to the top· 33% high yielding lots. Note that the yields 
numbers have been arbitrarily adjusted and the relative impact factor (RI), 
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which is the percentage difference relative to the average, is given as a Figure of 
Merit to highlight the big impact problem areas. The results indicate that the 
yields are being limited by physical defects as indicated by the big difference in 
functional chips per wafer (16.1 to 30.1), Rl=88%. Therefore, causes of 
functional failure, hard defects such as cosmetic defects and oxide defects, were 
studied in more detail. By breaking down Cosmetic and Oxide defects into 
their components, the major problem was found to be cosmetic defects at Level 
A (Rl=37%). This problem was also highlighted by the low Test 4 yields 
(RI=49%). A second major problem was indicated by test 2 (RI=21 %). This 
type of SMA information allows the product engineer to go back into the line 
and focus his investigation in these two areas in order to increase the average 
yield. 
When doing SMA many problem areas and areas for improvement will be 
found. The good product engineer will determine their relative importance 
(which problems have the largest potential for yield improvement) and will 
concentrate on those areas. The relative impact factor shown in Figure 3-2 
represents a method of highlighting these important problem areas. 
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FMA PROCEDURE 
Figure 3-3 outlines an FMA analysis procedure suggested for the product 
engineer in a manufacturing environment. This procedure is by no means all-
inclusive with respect to the available analytical techniques used in the 
industry, but will provide a guideline for performing FMA of wafer lots at final 
wafer electrical test (probe prior to chip separation). Note that the items are 
numbered in a suggested sequence, however as the analysis proceeds the 
prudent product engineer will move directly to those techniques which are more 
likely to produce results. The following sections will discuss the merits and 
present some examples for each step in the procedure. 
1. WAFER PROBE SUMMARY SHEET 
The first and most immediate piece of information we have- about a wafer 
lot that has just finished final electrical probe is the summary of the electrical 
probe data. Electrical data is routinely produced for each wafer and each lot. 
Chip failure summaries, current-voltage characteristics (IV dat.a}, and individual 
wafer maps ate available. 
The Chip Failure Summary lists the failure categories and the number or 
percentage of chips failing into each (Figure 3-4}. There are three types of tests 
perf armed on an IC chip. They are: ( a) contact test, (b) functional test, and ( c) 
parametric test. 
(a) A contact test is made by measuring th·e continuity betw-een each bond 
pad and t.he grounded substrate. The defects .causing contact 
failures can be area type (non-conductive material on the bond pads 
or high resistance at the metal-silicon interface) or they may be point 
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defects (opens in metal runners or closed or missing contact to silicon 
or the probe points may not be touching the bond pads indicating a 
testing problem) . 
.(b) A functional test is done by exercising all the elements on the chip, 
usually with a truth table, in order to ensure that the chip operates 
under nominal power supply and timing conditions. This is usually 
measured in Functional Chips per Wafer Out (FC/WO). Devices 
which drop out here are usually caused by hard defects such as 
pinholes in oxide or cosmetic pattern defects; examples are shown in 
Figures 3-14 a-1. 
(c) Parametric tests are those made on a functional chip in order to ensure 
that it operates over the full power supply range and timing 
specifications (refered to as a good chip). The ratio of Good Chips to 
Functional Chips (GC/FC) determines the percentage of chips that 
drop out due to parametric problems. Since functional tests precede 
parametric tests in a testing sequence, hard defects normally result 
in functional failure. Consequently, parametric failures are 
associated with different failure mechanisms. A low Good Chips to 
·Functional Chips ratio (GC/FC) usually indicates problems with 
meeting the device parameter process window (i.e., linesizes, sheet 
resistances, threshold voltages, channel lengths, channel width, oxide 
thickness, etc.) Problems with a low GC/WO can b.e broken down 
into hard defects (FC/WO) and parametric failures (GC/FC). By 
determining which. factor has the larger impact, one can attack that 
type of defect first. 
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WO FO WO 
Another tool that is useful for analyzing these three types of yield 
information are the yield distributions. By plotting the yield distribution, one 
can determine if the lot had a bimodal, normal, or uniformly low distribution, 
calculate the standard deviation, and the number of zero yield wafers. Using 
the standard statistical analysis of distributions, and some engineering intuition, 
one can determine several attributes of lots and monitor these results to 
evaluate the process. Figure 3-5 shows some of the more common distributions 
with some comments concerning their relationship to the process. 
·I 
For example, the yield distribution can help determine where a problem 
is in the process. For a bi-modal distribution, consider the wafer yields as a 
function of the wafer identification number, usually scribed on- the wafer 
periphery. If the wafers are numbered 1-50, you may see that the lowest yield 
wafers are the lower, or higher, numbered wafers. Since most semiconductor 
processing is batch type, using two baskets of 25 wafers each, and since wafers 
are usually scribed sequentially in the baskets, the wafers will remain true to 
their original arrangement in the baskets throughout a significant portion of the 
fabrication process. Many times only one of two baskets is processed incorrectly 
due to this batch type operation. This type of distribution indicates that the 
problem is occurring at one of the o·perations in the front half of the process --
which is subject to single basket processing. Conversely, if the low versus high 
yield wafers show a considerably mixed wafer sequence, one could assume that 
the problem process is near the end of the process sequence. 
2. CURRENT-VOLTAGE CHARACTERISTICS 
Current-Voltage characteristics (IV data) are normally available at probe 
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for both individual wafers and for lot summaries as shown in figure 3-6. The IV
 
data is collected from one or more test chips on each wafer. Typical device
s 
contained on a test chip are explained in Section 1. Due to the complexity and
 
' 
time constraints at probing, only the important parameters are tested. I
f 
needed the other structures can be probed separately on a bench to complete
 
the analysis. 
Of primary importance to the MOS engineer are the values of threshold 
voltages, channel length (L ), channel width (W), gate oxide thickness (Tax), line 
sizes, and sheet resistances of thin oxide areas and polysilicon resistors
, 
transistor gain, contact resistance, and substrate doping. For a poor yield lot
, 
these values should be compared both with the specification limits set by the
 
designers, and with the base line parametric data collected from past good yield
 
lots. By preparing plots of the yields versus each parameter and doing th
e 
statistical analysis, one can optimize yields by defining new specification limit
s 
or finding design inconsistencies. 
F.or example, figure 3-7 details such a study of Yield versus Current-
Voltage parameters with plots of Good to Functional ratio and distribution o
f 
high speed (fast) parts versus channel length. As the channel length gets 
smaller the percentage of fast parts increases to 100%. However, if the chann
el 
length gets too small the devices will fail for other parameters. From thes
e 
plots, it can be easily determined that in order to maximize good yield an
d 
percentage of fast parts, the optimum channel length range is from 1.5 to 1
.9 
microns. A plot of the threshold voltage versus the channel length proves tha
t 
by using this range the threshold voltage will not be on the low side of the spec
. 
Based on this information, corrective actions can be takeQ. 
The top of figure 3-8a shows the distribution of the actu~l channel 
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lengths plotted at the time frame (6/21-7 /12) of the yield vs. N study shown in 
Figure 3-7. It can be seen that the center of the distribution is (2.0u) with a 
wide range (l.6u to 2.5u). Since the mean of the actual distribution is higher 
than the optimal range (1.5uto 1.9u), corrective actions to change the 
distribution must be pursued. The process flow around Polysilicon patterning 
{Section 2) can be studied to determine the effect of each process step on the 
channel length. One can determine the natural process capabilities (i.e. normal 
range for each process step) by process segment to find out which segment is 
adding the most to the variation. Figure 3-8b studies this by breaking the 
process into segments with four measurement points in the process flow picked 
as reference points. These points are photoresist linesize, oxide mask linesize, 
final poly linesize and electrical channel length at probe. Then the differences 
"delta" were calculated between each measurement point and the data is shown 
in Figure 3-8b. 
In order to optirnize the distribution, two problems must be addressed 
(shifting the mean of the distribution and tightening the range). First, the 
mean needs to be reduced from 2.0 to 1.7 u (center of optimal range 1.5-1.Q). 
This could be done by changing the photolithographic procedure to either 
overexpose the photoresist or change the mask pattern to reduce the linesize by 
.3u. Secondly, the range for the distribution had to be reduced from .9u to .4u. 
The data in figure 3-8b indicates that the oxide to polyfinal delta has the 
biggest range. This is due to the dry plasma etch process which need~d tighter 
··· characterization. 
By using this study technique, the problem processes could be pinpointed 
and detailed characterization could be done to improvP those process steps. As 
a result, a new mask with cliff erent line sizes was acquired in order to shift the 
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center of the distribution to 1.7u. It was also necessary to characterize and 
improve the dry etch operation in order to control the range of the line size 
distribution. The result of these activities was a tighter distribution as shown 
at the bottom of Figure 3-Sa. The end result was a significant increase in the 
percentage of fast parts and an improvement in the G/F Ratio. 
3. WAFER MAPPING 
Individual wafer maps, available from the probe printout, show failure 
types for each individual wafer tested and a composite lot summary map of the 
percentage good chip yield per site (Figure 3-Qa& b ). This type of distributive 
data is often ignored in analyzing probe results even though it may tell more 
about dominant failure mechanisms than the electrical data. Distributive data 
must be considered to determine the ways failures occur from lot to lot, from 
wafer to wafer within a lot, and across a wafer. There are three types of 
·variation: (1) process variation; (2) lot variation; and (3) wafer variation. 
By examining wafer maps, one could gain valuable insight into possible 
yield degradation mechanisms. For example, the photo mask quality and 
cleanliness can be monitored by analyzing the total number of "dead'' (non-
functioning) chip sites from wafer to wafer within a lot and from lot to lot. If 
only one of several lots shows an unusually high incidence of dead sites across 
all wafers, one could deduce that temporary defects such as a dirty mask at one 
of the photolithographic levels contributed heavily to the resultln.g lower yields. 
This would then be verified by visual inspection of the wafers. Likewise, if 
several wafer lots show the same chip sites to be dead, one could then inspect 
the photo masks for degregation or mechanical damage. If wafer step·pe·rs were 
used for patterning specific photo resist levels, a very distinctive, repetitive 
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pattern will result if the mask was dirty or damaged. 
ks another example, suppose the wafer maps revealed an area 
dependence of poor yield. If the wafer center shows a lower yield, one would 
expect that the problem is associated with processing operations that affect 
yield radially, such as plasma etch processes which etch faster at the periphery 
than at the center of the wafer, photoresist spin speeds which result in uneven 
radial resist profiles, or thermal stresses induced by high temperature furnace 
operations. Figure 3-10 shows a wafer map with an outer edge problem. 
Microscopic inspection showed the outer edge was over etched causing metal 
opens in high topography areas. Based on this information the aluminum etch 
process was recharacterized and new inspection criteria instituted to prevent 
future problems. 
Not all area problems are visible under optical microscopic inspection. In 
Figure 3-11 the center wafer area problem was due to an incomplete etching of 
polysilicon. The SEM photograph shows a fine string of unetched polysilicon 
left over after the etch. This string causes poly features to short to each other. 
The Product Engineer ties this information back into the process and works 
with the Process Engineer to recharacterize the poly etch process. By setting 
new process parameters and using an isotropic finishing etch, the poly strings 
were etched out. 
4. CHECK PROCESS LOG (ROUTE SHEET) 
The next step in the procedure is a review of the process log sheets in 
order to detect any indication. of process deviation or difficulty that might have 
occurred during the manufacturing sequence. Those items of major concern are 
oxide thickness measurements, sheet resistance measurements, final line size 
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measurements, in-process cosmetic inspection data, number and type of 'redo' 
loops involved, reasons for junk wafers, and operator /technician comments 
noted anywhere in the process sequence. Also proper sign off for all process 
steps throughout the log sheets should be verified. When many low yield lots 
occur at one time, inspection of the process log sheet for common dates on 
common operations can provide helpful clues as to possible yield degrading 
operations. 
Many production facilities maintain processing points ( usually photo 
resist operations) at which wafers that fail inspections are held and can be 
reworked without yield loss. These wafers are then collected, and recycled into 
new reconstituted lots to finish the rest of the production cycle. These 
reconstituted lots can offer powerful insight in determining what portion of the 
manufacturing process the original "virgin" lots may have been compromised. 
For example, in a 150 step process, assume the original lot dropped out five 
wafers at step 80 in the sequence. The rest of the original lot continues through 
the process, arrives at probe, and has very low yield. If the five reconstituted 
wafers arrive at final probe in another lot having achieved much higher chip 
yields, one would know that the original lot was not compromised until after 
passing step 80. Otherwise, the five reconstituted wafers would have also been 
subject to th.e same yield degrading mechanisms as the original lot. 
This analysis can be continued to analyze every photo resist- level to 
bracket any processing problems. Figure 3-12a..;b summarizes a complete 
analysis of reconstituted lots to bracket a G/F ratio problem between two 
photoresist levels. This particular G /F ratio· problem occurred intermitently on 
some lots and not on others. This made it rather difficult to track down by 
conventional means. Using recon level analysis the problem was studied by 
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comparing recon lots with the virgin lots. Wherever the tracking stopped is 
where the problem would be located. Figure 3-12a shows a recon analysis data 
for two re con lots at the buried contact level. This same analysis was done on 
several recon lots from each photoresist level and the summary is given in 
Figure 3-12b. The summary indicates that tracking occurred from the second 
implant on, indicating that the problem exists between the first and the second 
implant. The product engineer can then go into the line and study the specific 
area in detail and do some experimental split lots between the different 
operations. 
5. GROSS OPTICAL INSPECTION 
The next step would be a gross optical microscope inspection of several 
wafers from the lot. , With the wafer map, one can go directly to low yield areas 
or defective die to find defects and categorize them. First, the 
photolithographic alignment from level to level should be verified. Figure 3-13a 
shows a typical Perkin-Elmer printer alignment feature. If misalignment occurs, 
the pattern to pattern overlap design rules will be violated, causing chip failure. 
Also note that the electrical alignment pattern discussed in Section 1 can be 
used to characterize both X and Y axis alignment with numerical data. 
A microscope cosmetic inspection can be used to find other· types of 
visual defects on bad die. Typical defects found are: a) bridging and/or opens 
in metal, poly, and thin oxide patterns; b} unopened contact windows; c) 
missing and/or extra features; and d) mechanical scratches. Figure 3-14a-l has 
som1e microphotographs and descriptions of defects that where found on some 
standard devices. 
Once the defects have been found and categorized, the major defects 
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must then be attacked. As a specific example, Figure 3-14m shows a defect that 
occurred on 25% of the die that were inspected during a yield bust. The defect 
is an aluminum short caused by a particle which disrupted the photoresist 
patterning. This particle was analyzed using an SEM to determine its 
composition (Stainless Steel). By looking back into the process, it was found 
that the aluminum evaporator had stainless steel tracks which supported a 
rotating planetary. As the metal wheel rode along the track, particles would be 
kicked up on the wafers and embedded in the depositing aluminum. By 
instituting a cleaning and inspection procedure, the particles were considerably 
reduced increasing the functional yields. 
6. BIT MAP ANALYSIS 
If you cannot find the defects with a gross optical inspection and the 
devices you are working with have memory, bit map analysis can be used to 
pinpoint the defects down to. the discrete device. A memory region is typically 
the highest density region found;· on. any chip for a given set of design rules (i.e. 
feature size), and is the ref ore the most sensitive to defects. Bit map analysis 
lets the user know precisely where in the memory section the defect is 
occurring, and also what type of defect it may be. A point defect can cause a 
single bit (memory cell) not to function properly. By testing the individual rows 
and columns in a RAM matrix, the prober can identify the precise location 
(intersection of which row and column) where the failure b.as occurred. Then 
with the use of a microscope, one can count down the rows and columns and see 
the defec.t and determine its type. 
A bit map is a printed array of the results of electrical tests run on each 
memory cell in the array. The tests consists of writing different patterns into 
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the memory to check the cells for storage capability. The results of each chip 
are printed in matrix form, with each site representing the intersection of one 
column and two rows (See Figure 3-16). By using the 2 row convention 50% less 
paper is required to print out a bit map. However, even with the 2 row 
convention, a complete 256K bit map requires 12 sheets of paper, so the samples 
given in the figures represent only a small portion of the memory area ( <2K 
bits). 
Si~ce each site accounts for two rows intersecting the same column, the 
failure mode coding is responsible for differentiating between rows. If the two 
cells store both a low and high, then it is printed as a dot; otherwise, the test 
failures are recorded in the hexidecimal code below: 
ODD 
High Low 
8 4 
EVEN 
High Low 
2 1 
The code is interpreted as fallows: An even row failing to store a high is 
recorded as 4; an od·d row failing both high and low is recorded as a C (8+4); 
two adjacent rows failing both high and low is recorded as an F {8+4+2+1); etc. 
In order to diagnose the defect from the bit map printout, one must have 
knowledge of a dynamic RAM cell operation (explained in Section 1) and the 
physical cell layout and vertical geometry which is shown in Figure 3-15. The 
memory cell is a one capacitor-one transistor cell. The storage element of the 
cell is an MOS capacit-or. The upper electrode is polysilicon (Poly I) and the 
lower electrode is the silicon substrate. The dielectric separating the two 
electrodes is a thin layer of silicon dioxide ( Gate Oxide I). Charge is stored in 
the inversion layer on the substrate surface below the Gate Oxide I. The stored 
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charge is transfered to the data line (column) through a polysilicon (Poly II) gate 
access transistor. In this configuration, the stored charge acts as the source and 
the diffused n+ region acts as the drain for the access transistor. The data line 
is a polysilicon (Poly II) runner attached to the drain of the access transistor. 
The selection lines (rows) are aluminum runners which are connected to the 
gate of the access transistor. Hence, the electrical activation of one column and 
one row identifies a unique memory cell location. 
In understanding how different failure modes manifest themselves in a 
particular pattern on the bit map printout, the electrical test used in the bit 
map program should be understood. To test for the ability to maintain a high 
or low, the information (high or low) is written into the cell being tested. Then 
all cells, on rows and columns surrounding the cell under test, are written with 
the opposite data. After the adjacent cells have been written, the test cell is 
read and compared to the data originally written to it. If the data is the same, 
then the cell passes. Each cell is individually tested for storage of both highs 
and lows. 
The bit map provides the location of the defect causing non-functional 
cells, which makes identifying small defects with microscope inspection an easier 
task. However, as experience is gained, time consuming microscope inspection is 
not needed because the various failure patterns on the bit map can be 
correlated to certain types of defects. Some examples of defects and the 
associated bit- map will be discussed in the fallowing paragraphs. 
Met~l shorts in the memory array result in two adjacent rows failing both 
high and low data tests. Figure 3-16a shows the bit map and a 
microphotograph of the defect found. When two rows are shorted together the 
addressing of the row and column does not result in the selection of a unique 
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memory cell. The short causes two adjacent cells on the same column to be 
accessed simultaneously. The dual addressing of cells causes the cell being 
tested to be over written with the opposite data when the adjacent cell is 
written. Every cell on the shorted rows fail both sets of tests if the failure mode 
is a metal short. The pattern can show either a row of F's (1111) when an 
odd-even row is shorted or a row of 3C's(0011,1100) when an even-odd row is 
shorted (Figure 3-16a). 
A missing window in the memory array appears on a bit map as two 
adjacent bits on the same row failing to store a low. Figure 3-15b shows the bit 
map and a microphotograph of the defect. If the row does not contact the two 
access transistors due to the missing window, the two cells involved cannot be 
electrically connected to the bit line. Therefore, the cell will be read in its 
def a ult condition (high). 
A metal open in a row will manifest itself as a partial row failing to store 
lows. Figure 3-15c shows a microphotograph of a missing window and the 
associated bit map failure pattern. The column at which the row begins to fail 
is the location of the metal open. The open prevents the accessing of all cells 
attached to that row beyond the open. These cells will be read in the default 
state. 
This type of analysis can be ~ontinued and catalogued to characterize the 
bit map patterns so one could tell which type of defects occurred just by using 
the bit map results and not looking at the wafers. This catalog_ue of defects and 
associated patterns can be used in gathering and monitoring the levels of each 
type of defect to evaluate the production line's performance. 
The information obtained from the bit .map can be used to fin.cl defects 
that would otherwise go unnoticed. For example, this was the case with the 
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metal short in Figure 3-16a which was difficult to find even when the precise 
location was known. After further investigation it was found that this 
particular defect was caused by a rough topography in the cell array area. This 
rough topography was due to an insufficient flowing of the P-Glass layer. The 
pictures in Figure 3-17 at the top show the insufficient P-Glass flow. By doing 
ext~nsive experiments at this particular operation, it was found that increasing 
the temperature of the P-Glass deposition would cause a much smoother flow as 
indicated by the pictures at the bottom of Figure 3-17. Without the use of bit 
maps this particular defect may never have been found. 
7. SHMOO-PLOTS 
Shmoo-plots are used to determine parameter sensitivity of devices which 
are functional but not good. This test checks device operation at varying 
voltages and currents and plots out the results. Such a plot is illustrated in 
Figure 3-18. The region defined by the heavy black line is the device process 
window. In order to be considered a "good" chip, the circuit must pass all tests 
throughout the entire region of the gate and drain voltages defined by the 
window. If even the slightest inside corner of the window fails to pass all 
functional testing, the chip fails. With respect to failure mode analysis, it is 
useful to know precisely what region of the process window the chip is failing, 
since each corner of the window is predominantly defined by certain processing 
sequences and/or device geometries. 
8. VECTOR MAPPING 
Vector mapping is another analytical testing technique sometimes 
employed at this point. In probing each chip in the wafer array, the prober 
keeps track of precisely whic-h test vector (i.e. input & output line of truth 
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table) the chip fails first. For each portion of the process window previously 
discussed, a chip may have to pass several thousands of test vectors. By 
probing several wafers, and then analyzing the frequency of failures for each test 
vector, it may be shown that most chips are failing at a particular test. 
Consultation with the test engineer and/or the design engineer may aid in the 
evaluation of precisely what that particular test vector is supposed to be 
checking. Knowing this may also provide additional information into which 
portion of the process sequence may be contributing to the failure mechanisms 
involved. 
9. CAPACITANCE TESTING 
Capacitance-Voltage ( CV) curves, Bias-Temperature Aging, and mobile 
ion content studies, as described in Section 1, provide a method for measuring 
and controlling chemical, physical and electrical properties of the various types 
of dielectric films used during the fabrication of the devices. The electrical 
properties of dielectric films have been one of the most significant items 
affecting device characteristics throughout the history of MOS manufacture. 
Therefore, MOS capacitance voltage techniques are very effective in monitoring 
these properties. The types of films most useful to evaluate ar~· thermally grown 
oxides, deposited silicon dioxides, phosilicate glass, and silicon nitrides. With 
commercially available test equipment, one can further utilize the test chip 
patterns discussed earlier to evaluate electrical properties such as fast surface 
states, fixed and mobile charges, etc., which were discussed under the MOS 
capacitor in Section 1. If any of these charges are found to be excessive, the 
source of contamination must be found in the process line and eliminated. 
Usually, contaminated diffusion tubes or clean operations are the cause and 
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must be replaced with new ones. 
10. RING OCILLATOR 
Many test chips incorporate ring ocillator patterns of various sizes for 
verifying process integrity. In Figure 3-19 a 33-stage ocillator shown is really 33 
inverters in series with the last output connected to the first input. Random 
noise will start the ocillator which is amplified to logic levels quickly. One can 
electrically determine the propagation delays by measuring the frequency of 
ocillation, T = 1/f, where T is the period divided by 33. An ocillator with short 
channel lengths will be faster and will have higher frequencies than an ocillator 
with long channel lengths. By applying specific power supply voltages, a given 
ocillator for a given technology and design rules should have a very predictable 
frequency output. If it does not, chances are the yield problem is due to some 
processing parameter deviation, rather than point or area defects. 
11. LEVEL ETCH BACK AND DECORATION 
A somewhat more time consuming method of failure analysis involves 
chemically etching back successive levels of topography of a low yield wafer. 
Then by examining each level with one or more analytical methods such as 
decoration etching, optical inspection, or using a Scanning Electron Microscope 
(SEM), the surface and cross-sectional quality can be studied. For example, an 
NMOS device may be etched back by (1) removing the silicon nitride 
encapsulant in a plasma oxygen reactor, (2) re.moving the aluminum top level 
met.al with a wet etch solution of nitric, acetic, and HF acids, (3) removing the 
phosilicate glass insulation layer (P-glass) in buffered HF acid, (4) removing the 
poly silicon leve.l with chromic ·acid or plasma etch techniques, and (5) 
decorating the gate oxides with a KOH etch, and finally (6) an HF oxi-de etch to 
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reach the silicon surface. At any point in the series of etch bafcks, one could 
take a sample of a wafer and do either a visual microscope inspection of the 
features on that level, or look more closely at the specimen with an SEM. Once 
the final silicon surf ace is reached, one can utilize a crystalographic etch such as 
dash etch (HF, HN03, CH3COOH), sertl etch (HF, Cr03 in H20), or secco etch 
(HF, K2Cr207 in H20) to decorate crystalographic surf ace defects in the silicon. 
12. ZONE SPLITS 
In a production plant in which multiple manufacturing facilities are 
available, splitting production lots, or experimental wafers, between facilities for 
suspected processing problems can often lead to conclusive results in 
determining specific equipment difficulties. Such split lots can be analyzed and 
compared, and the specific processing problems can thus be pinpointed and 
corrected. 
13. BENCH TESTING r 
Sometimes it is necessary to resort to some type of bench top testing to 
try to determine specific failure modes. However, this can prove to be quite a 
tedious and time consuming task. By isolating and characterizing discreet 
semiconductor devices such as diodes and transistors, one can make use of 
standard tools such as an oscilloscope or curve tracer to study the discrete 
device characteristics to determine why the circuit failed to function properly. 
Usually all of the above failure mode techniques have been exhausted in order to 
determine the precise location of the bad transistor. Now this device must be 
electrically separated from the rest of the integrated circuit. This is usually 
done by cutting the aluminum and polysilicon interconnection lin.es and then 
using pinpoint probes to come down and test the discrete device. 
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( 
CONCLUSIONS 
Discussed in this thesis is a Failure Mode Analysis (FMA) procedure to 
determine the cause of failures in integrated circuits produced on high volume 
production lines. The procedure has been outlined and examples have been 
used to illustrate some of the techniques that are used. By exhausting this 
procedure most defects affecting the performance of ICs can be found, which is 
the all important first step in solving the yield problem. By utilizing these 
techniques and supplying the sufficient manpower to perform these tasks, 
companies in the semiconductor industry have saved hundreds of millions of 
dollars in costs by improving their Good Chips Per Wafer Started (GC/WS) 
yield. 
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POL YSILICON GATE PATTERN 
(DEPOSITION) 
-Po LY s , L I cc AJ 
(,3S-µ) mASK 0XIO€ {:1J.<) 
/?€S1.s t 
F1ELO 
,/···· .. ·\,c. rJ ,/ Vr-AOJ ) .. ____ ~ -'( 1-l A - ) , _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ __ ._ _ 
,,./ , SrcP / 
' .... - - - . ,..,; ,,,, 
• 
FIGURE 2-6a 
POLYSILICON GATE PA~TERN 
(DEFINITION) souf(.ct= / 
MASK Ox10£ 
POLYSILICON 
,____ .f=·t ELD OX I Ot: 
-GATc ax10£ 
•• •• • •• .... . I N ~ • 
O~Allv 
·, N -t-
• 
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POSSIBLE LIFE CYCLE CONDITIONS 
CODE INTRODUCTION (CI) 
- Device and Technology Prove-in, Qual lficatlon and Ramp 
up to Production Levels 
YIELD BUST (YB> 
Reacting to a Process Problem causing a Decre·ase in 
Over a 1 1 Yi e 1 d 
YIELD IMPROVEMENT (YI) 
- Pushing Establishe·d Yields Forward 
Select Wafer Lots 
for Analysis 
Attack Plan 
CODE 
INTRODUCTION 
Al 1 Lots 
(Few are 
Available) 
YIELD 
BUST 
Zero & Low 
Yield Lots 
YIELD 
IMPROVEMENT 
High Yield Lots 
for SMA & Some 
Low Yield for 
Comparison 
Find and Correct Find Potenial Optimize Parameters 
in Process Window 
and Find Major 
Yield Limiting Areas 
Process Problem Area Problem Process 
FIGURE 3-1 
- 72 -
<Panic Mode) and Yield Limiting 
Areas and Implement 
Yield Improvement 
Plan 
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YIELD IMPROVEMENT STUDY 
... 
F'ROBE RESULTS 
Good Yield 
G/F Yield 
FL\nct i onal Yield 
COSMETIC I NSF'ECT I ON 
Level A 
Level B 
Level C 
Level D 
COMF'OS I TE TOTAL 
OXIDE TEs-r RESUL·rs 
Test 1 
Test ? ..... 
Test -,• . .::, 
Test 4 
COMF'OS I TE YIELD 
AVERAGE OF 
ALL LOTS 
14.4 
9(> 
16. 1 
46.9 
82. (> 
79.2 
84. (> 
,.., 1 .~ 
,.:.. • (J 
66.7 
66. () 
8,., 5 
"- . 
-:r 1 ,., 
. ..:, • L 
7 6 -:r 
._:, -~ ._ .. 
• 
AVERAGE OF 
HIGH YIELD 
LOTS < TOF' 33'l.) 
,....7 -:r 
.. . . ., 
...... . ·-
91 
'"I' R 1 
• .::.-< ..-> ii . 
64.2 
9-:r -:r .......... 
9-:r C' 
. ..:, . ~ 
86.2 
31. 1 
67. () 
79.8 
83.7 
46.4 
44.8 
RELATIVE 
IMPACT 
9(> 
1 
88 
77 ._ .. 
1 
5 
-::-
·-· 4 -:r ._ .. 
1 
r11 
•' ..... 
1 
49 
,.., -:r 
...._ ... 
NOTE: Relative impact is the percentage difference 
and is given as a Figure of Merit to highlight 
the problem areas. The numbers in column 1&2 
have been aritrarily adjusted. 
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FAILURE MODE ANALYSIS PROCEDURE 
For Wafer Lots at Sort (Probe) 
(1) WAFER PROBE SUMMARY SHEETS 
Type Failure 
- Contact Failures 
- Functional Failures 
- Good/Fune Failures 
Yield Distribution 
- Uniformly Low 
- Bimodal (High - Low) 
- Zero Yield Wafers 
{2) CURRENT-VOLTAGE CHARACTERISTICS {I-V DATA) 
1-V Information (From Test Chips) 
- Channel Length (L), Channel Width (W) 
- Threshold Voltage (vth ), Oxide Thickness (Tox) 
- Sheet Resistance (Rs), Linesizes 
- Substrate Concentration (NA) 
(3) WAFER MAPPING 
Chip Locations of Failure on Wafers and Across the Lot 
- Area Problems 
- Random Defects 
- Edge and Center Problems 
(4) CHECK PROCESS LOG {ROUTE SHEET) 
All Operation Signed Off With Values 
- Oxide Thickness, Sheet Resistances 
- Resist and Final Linesize Measurements 
- In-Process Cosmeti~ Inspection Data 
- "Redo" Loops Involved 
- Reasons For Junked Wafers 
- Operator / Technician Comments 
- Process Deviations· 
- Common Processes With Other Probed Lots 
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(5) GROSS OPTICAL INSPECTION 
- Cometic (Random Defects) 
- Good vs Bad Die or Area Comparison 
- Misalignment 
{6) BIT MAP ANALYSIS 
- For Memory or Arrayed Circuits 
(7) SHMOO PLOTS (ie. VG vs Vn) 
- Evaluate Process Windows 
{8) VECTOR MAPPING 
- Specific Test Failures 
(9) CAPACITANCE TESTING 
- C-V Curves, Bias-Temp Aging, Mobile Oxide Change 
- Oxide Breakdown Voltage Testing 
(10) RING OSCILLATOR PATTERN TESTING 
(11) LEVEL ETCH BACK AND DECORATION 
- Remove Passivation 
- Remove Metal Level 
- Remove P-Glass Layer 
- Remove Poly Gate Level 
- Decorate Gate Oxide (KOH Etch) . 
- Decorate Material Defects (Secco Etch) 
{12) ZONE SPLIT 
(13) BENCH TESTING 
FIGURE 3-3 
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WAFER LOT SUMMARY 
<EVISION #5 07 .. 22 
SUMMARY QF D~VTCES TESTED 
LOT NUMBF.R: 
TOTAL WAFF.RS T~STED 
NO. OF DEVICFS TESTED 
NO. OF GOOD DEVICES 
NO. OF Fl_JNCTTQNAL DEVICES 
GOOD TO FUNCTIONAL RATIO (PERCENT) 
ZERO YIELD WAFtRS TESTED 
P€RCENT YTELQ FQR THIS LOT 
CHIPS PER WAFER FOR THIS LOT 
SUMMARY OF FAt~URE CATEGORIES 
---~~-~-~---------~--~~-----
~ 
NO. OF OEVIC~S FAILING CONTACT TEST 
NO. OF OEVlCF.S FAILING SHORTS TEST 
FUNCTIONAL FAILURE - MOMINAL COND. 
FUNCTIONAL FAILURE - SPEED CONO. 
FUNCTIONAL FAILUR~ - FIELD THQESHOLD 
FUNCTIONAL FAILURE - FUNC. LEAKAGE 
FUNCTIONAL FAILLJRE - ~OISE MARGIN 
nUTPUT' zFqo LEVf:L FAILURES 
OUTPUT.ONE LFVFL FAILURES 
FLOATING zEqn L!:Vf:L FAILURES 
FLOATING ONF LF.VEL FAILURES 
. -
POWER SUPPLY CURRENT FAILURES 
REVERSE LEAKAG~ CURRENT FAILURES 
POWER SUPPLY TRIPS 
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COMMON YIBLD DISTRIBUfIONS 
BIMODAL DISTRIBUTION 
10 .lO JO ,o 60 ,o 70 10 10 100 
Ar"'fr-V r"'9u 
TYPICAL DISTRIBUTION 
Part Good - Part Bad 
Due to a bad Batch Proce;s 
or a Mistake on one 
Basket of Wafers. 
10 -----------------------. 
• 
7 
Normal Distribution wlth 
a tail. Zero Yield Wafers 
due to Problim Wafers that 
a r e n o t r err •. -, v e d : 
(Normally, Part of the. 
Line Yield Component) 
100 
UNIFORM DISTRIBUTION 
o 10 io 30 ,o '" ,o 10 ,o •o '°"' 
.A~YwW 
' 
. . J • 
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The Uniform Distribution 
is Controled by a Dominant/ 
Variable Problem (Cometics 
Problem at One Level) 
TEST PAT'fERN SUMMARY 
***** 
TEST PATTERN ~UMMARY ***** 
REVISION" 5 07•22 
LOT• : 
TOTAL PATT~QNS TESTED IN THIS LOT: 1q 
AVERAGE STANDARD READINGS 
SIZES V4LUE OEVI!TION TARGET VALUE 4CCEPTEO 
------
__ .. ____ 
____ ._. _____ 
... ___ .. ___ .. ____ __ ., ____ _. 
POLY RF:StSTOR 73 +I- • . E- • •. 5 t,/- 0 1q **** • 
I GASAO RE~ISTOQ ·: 3 +/• - 5 +I• 0 1q **** • • \. . ' • 
.. POLY GATE (L•PRI~E) 4 0 ., .. 0 ' • _, 5 +I• 0 1q **** • . . . • 
GASAI) LOAD (W•PRIME) ',. 0 +l- - 5 +/• 0 1q **** • q:. - .. 
THRESHOLDS 
~---- ... --~--
DRIVER TRANS TS TOR • RF +I- E- • +/• {) 1q **** 
LARGE ~~IIAQE TRANS. .. h3 ·+1- • F.-. • +I- 0 1g 
LOAD-LTl<E TRANSISTOQ • 23 +I- . , . ,I:• • +I• 0 1g 
BETAS 
-..... ._ ... 
DRTVER TRANS TS TOR . , .. • • C. +I- I ' E-1. +I• 1 **** 
LARGE S~UARE TRANS. •. ,, E. ·+/- • E-' +I- 1~ 
LOAO•LTKF TRANSISTOR • lC:· +I- • E-· • +/- .o 1q 
l 
SHEET RE~I~TANCES 
-----------------POLY IQ . ' +I- • .,5 +I- 1q 
GASAD J • R +I- • ill +/• 1q 
OERIVED PARAMETFRS 
----~~~----------~ NASURF • 72 +I- • :: -( • •I- 1Q 
NASUA • 32 +I- • E-o .. +/- 0 1q 
· TO X .A +I- • •) +I- 1q 
XJ (JUNCTION 'DEPTH) . ,, +/• • c:-o • +/- 0 1q 
CHIP PER WAFF.R YIELO 
------------------~-CHIPS p ER WAFER +I- • 12.0 
FUNCT. CHIPS PER WFR +./- • 12.0 
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1-V PARAMETER STUDY 
--- ---·------- --
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1-V TIME FRAME ANALYSIS 
Time Frame (6/21 - 7 /12) 
11 ---~~---~------~----~------~------------------------, CT=- /0.3 
10 
9 
7 
6 
5 .. 
4 
3 
2 
, 
n = :3'1 Lor.s 
,._4 1.5 t.6 1.7 t.8 t.9 2 2.1 2.2 2.3 2.4 2.5 
Chc1:nT1..el Length (w ' 
Time· FraTr1,e (9/12 -- 9/26) 
11.0 ------------__;,,~-----------
0- = 'f. 3 
ro.o 
9.0 
8.0 
7.0 
6.0 
5.0 
4.0 
3.0 
z.o 
1.0 
h ~ :l. S LOTS 
1.4 1.5 1.6 t.7 1.8 1.9 2· 2.1 2.2 2.3 2.4 2.5 
Channe~ Length (u) 
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1M • • 'IS-~· 
0.4 o.s O.t 0.7 o.e 0.9 
POLY lt[SIS T OXIDE O(LTA (u) 
o., o., 
POLY OXIDE - F'INAL D[LTA (u) 
/lv1.· - I. JO )J.. 
-
1.l 1.l 1.-4 
, ., , .. 1. 7 
POLT' nNAL - L' D(LTA (u) 
SINGLE WAFER MAP COMPOSITE LOT MAP 
REVISION 11 5 REVISION t1 5 
WAFER ti • LOT # • • • 
LOT # • TOTAL WAFE:RS PROBED IN THIS LOT -• 
-
TN.OEX FOR FATLIJRE MODES TOTAL TESTEn STTES ON WAFER -
-
-----------------------
MAXIMUM GOOD CHTPS AT ANY SITE -
-
AVERAGE CHTPS P F.:R WAFER 
* -
GOOD CHTP CO~POSTT~ Gr)()r) SITES FOR LOT 
-
TEST PATTERN CORRECTED COMPO~ITE FOR LOT 
A 
-
CONTACT FAILURE 
A 
-
PO~ER nR OATA LINE SHORT 
C 
-
FUNCTT'1NAL FAILURE - ~OMINAL cONntTIONS CHARACTER TNOEX FOR MAP 
() 
-
FUNCTIONAL FAILURE -. SPF.En CO t-J n • --~.,. ___ -.... ---~ -- ._.__ -- --~- -
E 
-
FUNCTIONAL FAILURE - FIELD THRESHOLD 
F - F U N C T t () ~1 A L F'A!LURE - FUNC. LF:A~AGf: ? - SYSTF'M ERROR - -· DEAD SITE -
G - FUNCTJO~AL FAtLURf: - ~OISE MAR~TN = TFST PATTF:RN n - UP TO r. -
H OUTPUT ZFRO LEVEL FAILURES t -· rn 2 - . TO .( I - - -
I - OUTPUT r)NF I_ E VEL F~tLIJR~ 3 = X TO 4 a - TO X -OJ J FLnATIN(; ZERO LF:VF:L FAtLURI: 5 I rn ,X b - TO ·% N - = 
K 
-
FLnATtNG nNE LEVEL F~ILUR~ 7 ·- % TO % R - TO % 
-
L POWFR SlJPPL Y CURRENT FAILURE q - X TO t * - TO ' - - - • . 
'-1 
-
REVF:RSF I F"AKA(;E CURRE~T FAILURF: 
X 
-
POWEQ ~lJPPL Y TRIP X X 'I. X X X X X X X X X X 
0 0 0 0 0 0 0 0 0 0 1 .1 1 
X X X )( 'I. X X X X X X X X 0 l 2 3 a 5 b 1 8 q 0 l 2 
0 0 0 n 0 0 0 0 0 0 1 l 1 
0 1 2 3 l1 5 6 7 8 q 0 1 2 Y12 a -
Y 11 5 b n 5 7 4 7 
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TYPICAL COSMETIC DEFECTS 
Optical microphotograph of extra aluminum features causing shorting 
between aluminum runners. 
Optical microphotograph of a scratch in the aluminum layer caused by a 
microscope objective. Also note the underlying extra polysilicon feature. 
FIGURE 3-14a 
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Optical microphotograph of a wafer tweezer scratch which happened after 
the second polysilicon level but before P-Glass deposition. Note how the 
windows and aluminum are not distorted. 
Optical rnicrophotograph of an area of missing P-Glass. Note the aluminum 
reacl1cs down into the lower levels and some of the lower levels have been 
etched out due to subsequent processing after P-Glass deposition. 
FIGURE 3-14b 
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0 TI T 
Optical microphotograph of a particle which occurred at the first polysilicon 
level. Note how the fir t level polysilicon and second level polysilicon have 
been d formed. 
()pt ical n1icrc>photclgra1>h of an uno1>cn contact '"·inclov •. ~ote als o that thP 
al11rninur11 is vPr,y narrc>,,. ancl ragg(~d fror11 a Jloor Ptch .. 
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TYPICAL COSMETIC DEFECTS 
Optical microphotograph of a 1cratch in the flnt level polyailicon. Note that 
the aluminum hu been etched off for euier viewing. 
Optical microphotograph of a particle which caused faster deposition in the 
ring area around the particle causing incomplete etching or the contact 
windows. 
FIGURE 3-14d 
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Or>tical n1icrc>r>hc>tc>gra1>h of an organic resi<lue which caused distortion of the 
J>hotc>rPsist level causing the alurninur11 to hriclgc together. 
()1>t ical rnicrc>J>hc)tc>graph <>f Pxt.ra thin oxide ar<'a causing all the source cl rain 
1' a re a s to l > r i d g e t <> g e t h c r . 'T, h i s \\' a s c a u s e d l > ) ' a r > a r t i c u I a t c w h i c h c a u s c d 
distc>rt i<>fl <>f' the phc>tor<'sist. la,y<'r. rT,he r>art icul:1t<' can1c <>ff ,vhen the resist 
\\' a s r <' n 1 < > v e d . 
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TYPICAL COSMETIC DEFECTS 
Optical microphotograph of second level poly misalignment. Note the difference in the gate channel length for the different devices. 
Optic I microphotograph or und r-etcbed polyailicon. The aluminum level 
w r mo d for i r vi wing. 
FIGURE 3-14g 
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I' 
TYPICAL COSMETIC DEFECTS 
Optical microphotograph of a pinhole in gate oxide. The aluminum P-Gla11 
and polysilicon were etched from this sample and the pinhole wu decorated 
by a KOH etch. Note the square structure of the decoration due to the KOH 
etch or single crystal silicon. 
Optical microphotograph of distortion in the second level polysilicon matched 
pair transistors due to misalignment and topography problems. Note the one 
side has been distorted due to its close proximity to the underlying feature. 
FIGURE 3-14h 
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TYPICAL COSMETIC DEFECTS 
.-
Optical microphotog:raph of extra field oxide cutting across a thin oxide area. 
This defect is caused by a mask defect because it was on every wafer in the 
lot. 
Optical microphotograph of unetched first level polysilicon due to a thin 
residue in that window. 
FIGURE 3~14i 
- 95 -
()pt ical r11irr<>ph<>t ogr;, ph <>f ( ' '.\t ra first l('Vf'l p<>lysilicc>n . 
('1( 
- ) ' -
() ptical m ic rop hotograph of sc rate hes at th in oxide level. 
( ) p t i c a I n 1 i r r <>I > h (> t (>gr a J> h of r11 is s i n g con tac t w i n d ow s < I u e to a p art i c I c w h i c h 
f, , I I <) n t h " p h < > t < > n 1 a s k . 
nr--7 
- /( -
-·-- --~_,. ;t, 
. ' ~ - . 
()r>tiral 1nicr<)1>hot<>gr;lphs and Sl~~1s of saliva s1>ots on the thin oxide region. 
'T' h <- y h a p pf' n <' cl d 11 r i n g 111 i c r o s co p e i n s p e c t i <) n lJ y o p e r at c> rs ta l k i n g d u r i n g 
i n s I> cc t i <> n s . I > l as t i c s h i f' I d s h av e b cc n p u t o n t h c n 1 i c r o s c <) r> e to s top th is 
occurrcncP. 
A' 
ANALYSIS OF ALUMINUM LEVEL PARTICLE 
ID: Pf\RTICLE EEDS-II EG~G ORTEC 
ELEMENTS FOUND:FE NI CR SI AL~ 5TrJINl€S~ S-ret2(_ 
P R E S E T : 0 F F D E A D T I H E : S 'l r. C O U N T S / S E C O I~ D : 9 ~ 8 ~ 
FULL SCALE: ~K LINEAR 0-10 KEV ~0 EV/CH 
Ni K <t: 
SiKq CrKq F~Kq 
--- --------- --+--------1 A 1 K q 
0.00 
,> , 
5 • 1 l 
FIGURE 3-14rn 
- 99 -
,,:1 
' 
' 
MEMORY CELL LAYOUT AND VERTICAL GEOMETETRY 
ROW 
/ K 
ROW 
K -+- i 
...-.1 
I 
z z METAL-POLY II 
z z 
~ WINDOW ::E 
::, ::) 
I 
_J __, 
0 0 
u u 
METAL- POLY TI 
--
. WINDOW 
POLY IT 
POLY I 
ALUMINUM 
POLY TI 
N+ DIFFUSION 
GATE OXIDE 
.... 
+ 
z 
POLYCON z 
~ 
GASAD ::J _j 
0 FEATURE u 
0 0 
µ.m 
POLY I POLYil-
P GLASS 
GATE OXIDE 
P-TYPE SUBSTRATE 
FIELD IMPLANT FIELD IMPLANT 
FIGURE 3-15 
- 100 -
I 
IT M 
METAL 0 
( I \ I , , 
I / J I 
- -
,0~~55~ij~4~~3S~~\~2~!~lllll )1~7S51Q75 t~7S~l~755l~7Sjl97S51 
I//IIII//I//I/IIII//III///II/I/I 
~O~o~208bY~Uob~,O~b~20~b420~~J20 
•••••••••• 3C •••••••••••••••• F ••• 
•••••••••• ~L •••••••••••••••• F ••• 
•••••••••• .$L •••••••••••••••• F ••• 
• • • • • • • • • • 3t.:. •••••••••••••••• F ••• 
•••••••••• 3C •••••••••••••••• F ••• 
• • • • • • • • • • .3 C • • • • • • • • • • • • • • • • ~ • • • 
• •••• •••• . ~L •••••••••••••••• F ••• 
• • • • • • • • • • - . • • • • • • • • • • • • • • • F • • • 
• • • • • • • • • • S ~ • • • • • • • • • • • • • • • • F • • • 
• • ~ • • • • • • • 3 C • • • • • • • • • • • • • • • • F • • • 
•••••••••• 3C •••••••••••••••• F ••• 
• • • • • • • • • • 3 L • • • • • • • • • • • • • • • • F • • • 
•••••••••• jC •••••••••••••••• F ••• 
•••••••••• 3C •••••••••••••••• F ••• 
•••••••••• 5C •••••••••••••••• F ••• 
•••••••••• 3l •••••••••••••••• ~ ••• 
•••••••••• }l •••••••••••••••• F ••• 
•••••••••• 3L •••••••••••••••• ~ ••• 
• • • • • • • • • • 3C • • • • • • • • • • • • • • • • F • • • 
•••••••••• j( •••••••••••••••• F ••• 
•••••••••• )L •••••••••••••••• F ••• 
....••.••. j( ••.•••••.•.••••• ~ ••• 
....••..•. 3( ••..••...••...•. ~ •.• 
/f ,t //:J( 
( ,-' 112. r 
-, -, ... 
rnr, 1'11 
SHOI< I 
l 
I / , :, re, - 7 
FIG URE 3-16a 
- 101 
co 
C 1 
Cc? 
C3 
C -' C :, 
c~ 
: 7 
c~ cq 
C 1 O 
C 1 l 
Ctl 
:1.s 
C 1 ~ 
Cl 5 
C 1) 
C 1 7 
C 1 ~ 
C 1 ~ 
C 20 ) C21 
C 2 2/ 
) 
I 
C 
L 
u 
/1 
N 
s 
• 
1 
2 
3 
4 
5 
6 
-
/ 
' 
8 
9 
A 
8 
C 
[ ) 
E 
F 
0 
1 
-
-
R 
0 
00-00 
00-0 1 
00 -10 
0 0 1 1 
01-00 
01 -0 1 
01-10 
0 1 - 1 1 
10-00 
10 - 01 
10 -10 
1 0 - 1 1 
11 - 00 
1 1 -0 1 
1 1 - 1 0 
1 1 - 1 1 
PASS 
FAI 
I 
• 
. ' 
• J . i. 
METAL 0 
I 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
.... 
') ' "'I ') ,J 
' J 
I I I I I 
1 • .., 
• • • 
• • • • 
• • . . • 
• • • • • 
.... , . 
' 
: ~ I 
I I I 
.J ,) 
... .. 
' ~ ... ) 
..J I ' \ 
I I I I 
• • • • • • • 
• • • 
• • • • • 
• • • • 
• • • • • • • • 
• • • • • • • • • • • • 
• • • • • • • • • • • 
• • • • • • • • • • • • 
• • ' • • • • • • • • 
• • • • • • • • • • • 
• • • • • • • • • • 
• • • • • • • • • • • 
• • • • • • • • • • • 
• • • • • • • • • • • 
,..1.J(! 
} I / , 
I I I I 
~ .) J 
• • • 
• • • 
• • • 
. . 
• 
• • • • 
• 
• • • 
• • • • 
• • • • 
• • • • 
• • • • 
• • • • 
,) ) 
\ l 
I I 
) ) 
• • 
• • 
• • 
• • 
• • 
• • 
• • 
• • 
• • 
• • 
• • • • • • • • • • • • • • • • • 
l l 
-' /~) l ;7)~ 
I I I I I I I I I I 
""'"' ~ f ) ~j .J 2.; 
• • • • •••• • • 
• • • • •••• • • 
• • ••• • • 
• • 
• • 
• • • • 
• • • • • 
• • • • • • • • • • 
• • • • • • • • • 
• • • • • 
' 
• • • • 
• • • .. • • • • • • 
• • • • • • • • • 
• • • • • • • • • • 
• • • • • • • 
• • • • • • 
• • • • • • • • • • • • • • • • • • • • • • • 
• • • • • • • • 
• • • • • • • • • • • • • • • • • • 
FIGURE 3-16b 
MISSING CONTACT WINDOW 
.. .... .... . .
J 
I I I 
• • • 
• • • 
• • • 
• • • 
• • • 
• • • 
• • • 
• • • 
) 
' 
", 
I I 
J ,-
• .. 
• 
• • 
• • 
• • 
• • 
• • 
• • 
') 
I 
• 
• 
• 
• 
• 
J 
.J 
I 
• 
• 
• 
• 
• 
• • 
• • 
• • 
I 
I 
..., 
• 
• 
• 
• 
• 
• 
• 
• 
• • • • • • • • 
• 
• 
• 
• 
• 
• 
• 
• 
'I - ~ 
-~ 
.. ,; 
• 
• 
• 
• 
102 
• • • • • 
• • • • • 
• .. • • 
• • • • 
• • • 
• • 
. . . . 
1 ( c 
I 
.I 
• 
• 
• 
• 
• 
1-
...J 
I I 
,} 
• • 
• • 
• • 
• • 
• • 
I 
• 
• 
• 
• 
I 
I 
, ' 
• 
• 
• 
• 
• 
·, 
I 
J 
• 
• 
• 
• 
. ., 
'i 
... 
I 
• 
• 
• 
• 
• 
••••••• 
• • • • • • • 
• • • • • • • 
• • • • • • • 
• • • • • • • 
• • • • • • • 
• • • • • • • 
• • • • • • • 
• • • • • • • 
• • • • • • • 
l 
' 
I 
• 
• 
• 
• 
• 
,,I .) ~ 
1 I , 
I I I 
"I _) J 
• • • 
• • • 
• • • 
• • • 
• • • 
,) ) 
) 
I I 
) ) 
• • 
• • 
• • 
• • 
• • 
t 1 
-' l ~ ~l ~1, ~t 
I I I I I I I I I I 
~ -, J f ) 1 j J ,: ,J 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• • 
• • 
• • 
• • 
• 
• • 
• • 
• • 
• • 
• • 
• • 
• • • • 
• • • • 
• • • • 
• • • • 
• • • • 
• • • • • • • • • • • • • • • 
• • " • • • • • • ' 
• • • • • • 
• • • • • • • • • • • • • • • • 
• . . . . . . \ ..... . ••• 
• • • • • • • • • • • • • • • • 
• • • • • • • • • • • • • • • • 
• • • • • • • • • • • • • • • 
• • • • • • • • • • • • • • • • 
• • • • • • • • • • • • • • • • 
• • • • • • • • • • • • • • • 
. . . . . . . . .. . • • • • • • • • • • • 
.., 
... 
' 
..... 
.... 
r 
..J .I 
j - , 
'J J 
J 1 
J ~ 
J .J 
J 
lJ 
1 
~ 
'> 
) 
~ 
l 
..) 
1 
l 
, 
• 
) 
P-GLASS FLOW 
I:> o or F lo ,v \\Ti t }1 Lo, v er Temper at u re FI o ,v 
• ! 
' -~., 
1' 
;~.~ ' 
,· .,.'>-; 
' .. J.~ ,, . 
. t • 
~· _.". 
. ' 
Good l~low \Vitl1 I-Iigl1er Temperature Flow 
FIGURE 3-17 
10J 
\ 
i)P S l Y ST ..1,R T: -
:: 'l y s TA ;J T = 
S 1 • Y ST~~ T :. 
r)PS3 XSTA:::?T: 
T ~-s • 
- I T'rPE·: 
L)P :5 l Voo 
-
(J V 7.0 
-a.200 V 
-41.llOO V 
-LJ.oU:"l y 
-4.80() V 
-
5 V b.o 
-=5.200 V 
-s. :JO 0 V 
-5.600 V 
p 
-~5 • t\ 0 0 y 
0 
~ - 0 y 5.0 
-!).200 y 
-o.uoo V 
-~-~00 V 
-~.800 V 
-
7 V 4.0 
-7.200 V 
-7 .uon V 
-7.buO \/ 
-7.800 V 
~ 'I 3· •. o 
/J \/ 
S.500 V 
5.'500 
" 
5 V 
LML 
Q68 
• 
Qo8 
• 
9b8 • 
Qo8 
• 
qb6 
• 
lbU • 
Qt,~ 
• 
CJt,8 
• 
qb8 
• 
136 • 
t3o • 
590 • 
590 • 
590>. 
2 0 1 .. 
2 0 l • 
281 • 
5qo 
• 
,,., a iJ 
• 
5qo 
• 
SHMOO PLOT (vDD VS Vea) 
YSTQP:- A V YOELT= 200.0~\J ,. A S AT:•6.680 
-
'rSTOr>= l • S 0 0 1./ YOELT= 200.0HV "AS AT: 2 • -', 2 0 
TS fOP:: l • 5 u 0 V YOE.LT= 200.QHV ,, A 5 A .i: 2.820 
.XSf·)~=- 5 V XOELT= 200.0MV "' AS " T = 2.720 
NOPH.iL lFAIL 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
.. 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• • • 
xxxx~xxxxxxxxxxxxxxxxxxxxxxx 
• 
• 
.. 
• 
• 
• 
• xxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
.xx~xxxxxxxxxxxxxxxxxxxxxxxxxxx 
xxxxxxxxx~x~xxxxxxxxxxxxxxxxxxx 
• 
• 
• 
• XXYXXXXXXXXXXtt~~xxxxxx xxx~xxx 
• XX) xxxxxxxx~xxxxx~xxxxxxx xxxxxx. 
.XXXX XtXXXXXXXXXX~XXXXXXXX~ XXXXXX. 
• xxxxxxxxxxxxxxx1xxxxx xxxxxx 
• 
• xxxxxx xxxxxxxxxxxxxxxxxxxxx xxxxxx • 
• xxxxxxxx xxxxxxxxxxxxxxxxxxxx xxxxxx • 
.xxxxxxxxx xxxxxxxxxX~xxxxxxxxx xxxxx • 
.xxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx 
.xxxxxxxxx xxx1xixxxxxxxxxxxxx xxxxx 
.xxxxxxxxx:x xxxx~xxxxxxxxxxxx • 
xxx:xxxxxxx y X 'X l: • • 
xxxxxxxxxxxxxxxxxxxxxxxxxx • • 
XXlXXXXXXXXXXXXXXXXXXXX • • • 
xxxxxxxxxxxxxxxxxxxx. • • • 
x.xxxxxxxxxx:xxxxx • • • • 
xxxxxxxxxx~xx • • • • • 
• 
• 
• 
• 
• 
• 
• 
• 
• 
h7lJ • • • .xxxx. • • • • • • • 
Q••~~•••••1•••••••••2•-••••~••3••••~•••1U••••~•~••i 
- 5 V - 3 V - 1 V 3 V 
DPS3 
V 
V 
" 
\J 
5 V 
'1.0 8.0 10.0 
1 y 
I 2 .o I'+. 0 'G,. 0 
v~~ 
FIGURE 3-18 
LHL 
2su 
2uu 
25U 
2 LJ a 
2~u 
25U 
tSo 
24U 
1 Q 1 0 
l~Q2 
1Q40 
l Q 1 7 
1eq3 
1 Q ~ 1 
1 q 1 0 
138 
REFERENCES 
[1] R. S. Muller, and T. I. Kamins, Device Electronics for Integrated Circuits, 
John Wiley & Sons, 1977. 
[2] R. C. Sun and I. T. Clemens, "Characterization of Reversed-Bias Leakage 
Currents and Their Effects on Holding Time Characteristics of MOS 
DRAM", presented at the 1977 International Electronic Devices 
Meeting, Washington, D. C. 
(3] B. E. Deal, "Standardized Terminology for Oxide Charges Associated with 
Thermally Oxidized Silicon", Journal of Electrochemical Society, 
Volume 127, Number 4, (April, 1980), pp. 979-981. 
[4] E. H. Snow, Et Al., "Ion Transport Phenomena in Insulating Films", Journal 
of Applied Physics, Volume 36, Number 5, (May, 1965), pp. 1664-1673. 
[5] B. 
[6] R. 
E. Deal, "The Current Understanding of Charges in the Thermally 
Oxidized Silicon Structure", Journal of Electrochemical Society, 
Volume 121, Number 6, (June, 1974), pp. l98C-205C. 
R. Razouk and B. E. Deal, "Dependence of Interface State Density on 
Silicon Thermal Oxidation Process Variables", Journal of 
Electrochemical Society, Volume 126, Number 9, (September, 1979), 
pp. 1573-1581. 
[7] S. M. Sze, VLSI Technology, McGraw-Hill, 1983. 
[8] J. R. Davis, Instabilities in MOS Devices, Gord.on and Breach s·cience 
Publishers, 1980. 
[9] R. A.. Colclaser, Microelectronics Processing and Device Design, John Wiley 
& Sons, 1980. 
[10] A. B. Glaser & G. E. Subak-Sharpe, Integrated Circuit Engineering, 
Addison- Wesley Publishing Company, 1979. 
[11] R. R. Troutman, "Su bthreshold Design Considerations for FETs", IEEE 
Journal of Solid State Circuits, Number 2, (April, 1974}, pp. 55-60. 
[12] G. P. Carver, "Use of Microelectronic Test Structures to Characterize I.C. 
Material, Processes and Equipment," Solid State Technology, Vol 23, 
No. 9 (September 1980) pp 85-92 
[13] M. G. Buehler and L. W. Linholm, "Toward a S~andard Test Chip 
Methodology", presented at the 1981 Custom Integrated Circuits 
Conference. 
- 105 -
[14] D. S. Perloff, "Real-Time Monitoring of Semiconductor Process Uniformity", 
Solid State Technology, Volume 23, Number 2, (February, 1980), pp. 
81-86. 
[15] M. G. Buehler and L. W. Linholm, "Role of Test Chips in Coordinating 
Logic and Circuit Design for VLSI", Solid State Technology, 
(September, 1981, pp. 68-7 4. 
[16] U. Kaempf, "Automated Parametric Testers to Monitor the Integrated 
Circuit Process", Solid State Technology, (September, 1981 ), pp. 81-
87. 
[17] M. G. Buehler, "The Use of Electrical Test Structure Arrays for Integrated 
Circuit Process Evaluation", Journal of the Electrochemical Society, 
Volume 127, Number 9, (September, 1980), pp. 2284-2290. 
[18] Robert N. Noyce, Microelectronics, Scientific American, W. H. Freeman & 
Company, 1977. 
[19] David J. Elliott, Integrated Circuit Fabrication Technology, McGraw- Hill, 
Inc., 1982. 
[20] A. S. Grove, Physics and Technology of Semiconductor Devices, John Wiley 
& Sons, 1967. 
[21] R. Siqusch, Et Al., "A 1 um Process: Linewidth ()ontrol Using 10:1 
Projection Lithography", IEEE International Electron Device 
Meeting, Washington, D.C., 1980, p. 429. A 
[22] T. Ohzone, Et Al., "Silicon-Gate N-Well CMOS Process by Full Ion-
Implantation Technology", IEEE Transistor Electron Devices, ED-27, 
1980. 
[23] J. R. Shappirio and C. F. Cook, Jr., "Modern Analytical Techniques for 
Failure Analysis", Solid State Technology, 1979. 
[24] J. J. Wykosky, "N-MOS Processing and Fabrication Technology", Western 
Electric in-house course, 1982. 
- 106 -
VITA 
Jeffrey J. Wykosky was born in Bethlehem, Pennsylvania on December 14, 1957 
to Stanley J. and Mary D. Wykosky. Mr. Wykosky graduated from Liberty 
High School in June, 1976. He did his undergraduate studies at Lehigh 
University, Bethlehem, Pennsylvania and received a degree of Bachelor of 
Science in Electrical Engineering with Highest Honors in June, 1980. 
After Graduation, Jeff joined AT&T Technologies, formerly Western 
Electric, Allentown, Pennsylvania, starting as a Product Engineer for the 64K 
Dynamic RAM. At AT&T Technologies, he is presently a Department Chief in 
charge of Integrated Circuit Technology Transfer and Manufacture. He is 
married to Deborah Ann (G.ubis.h) Wykosky and is the father of two children, 
Michael and Sherri. 
- 107 -
